DS92LV3241
- Wide Operating Range Embedded Clock SER/DES
- Up to 32-bit Parallel LVCMOS Data
- 20 to 85 MHz Parallel Clock
- Up to 2.72 Gbps Application Data Paylod
- Selectable Serial LVDS Bus Width
- Dual Lane Mode (20 to 50 MHz)
- Quad Lane Mode (40 to 85 MHz)
- Simplified Clocking Architecture
- No Separate Serial Clock Line
- No reference Clock Required
- Receiver Locks to Random Data
- On-Chip Signal Conditioning for Robust Serial Connectivity
- Transmit Pre-Emphasis
- Data Randomization
- DC-Balance Encoding
- Receive Channel Deskew
- Supports up to 10m CAT-5 at 2.7 Gbps
- Integrated LVDS Terminations
- Built-in AT-SPEED BIST for End-to-End System Testing
- AC-Coupled Interconnect for Isolation and Fault Protection
- > 4KV HBM ESD Protection
- Space-Saving 64-pin TQFP Package
- Full Industrial Temperature Range : -40° to +85°C
All trademarks are the property of their respective owners.
The DS92LV3241 (SER) serializes a 32-bit data bus into 2 or 4 (selectable) embedded clock LVDS serial channels for a data payload rate up to 2.72 Gbps over cables such as CATx, or backplanes FR-4 traces. The companion DS92LV3242 (DES) deserializes the 2 or 4 LVDS serial data channels, de-skews channel-to-channel delay variations and converts the LVDS data stream back into a 32-bit LVCMOS parallel data bus.
On-chip data Randomization/Scrambling and DC balance encoding and selectable serializer Pre-emphasis ensure a robust, low-EMI transmission over longer, lossy cables and backplanes. The Deserializer automatically locks to incoming data without an external reference clock or special sync patterns, providing an easy “plug-and-lock” operation.
By embedding the clock in the data payload and including signal conditioning functions, the Channel-Link II SerDes devices reduce trace count, eliminate skew issues, simplify design effort and lower cable/connector cost for a wide variety of video, control and imaging applications. A built-in AT-SPEED BIST feature validates link integrity and may be used for system diagnostics.
기술 문서
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | DS92LV3241/3242 20-85 MHz 32-Bit Channel Link II Serializer / Deserializer datasheet (Rev. D) | 2013/04/16 | |
| Application note | High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs | 2018/11/09 | ||
| Application note | DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E) | 2013/04/29 | ||
| Application note | Improving the Robustness of Channel Link Designs with Channel Link II Ser/Des (Rev. A) | 2013/04/26 | ||
| User guide | DS92LV3241/DS92LV3242 Demonstration Kit User Manual | 2012/01/25 | ||
| Design guide | Channel Link II Design Guide | 2011/01/21 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램
| 패키지 | 핀 | 다운로드 |
|---|---|---|
| TQFP (PAG) | 64 | 옵션 보기 |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.