제품 상세 정보

Configuration 1:1 SPST Number of channels 8 Power supply voltage - single (V) 5 Protocols Analog Ron (typ) (Ω) 5 ON-state leakage current (max) (µA) 5 Bandwidth (MHz) 200 Operating temperature range (°C) -40 to 85 Input/output continuous current (max) (mA) 128 Rating Catalog Drain supply voltage (max) (V) 5.5 Supply voltage (max) (V) 5.5
Configuration 1:1 SPST Number of channels 8 Power supply voltage - single (V) 5 Protocols Analog Ron (typ) (Ω) 5 ON-state leakage current (max) (µA) 5 Bandwidth (MHz) 200 Operating temperature range (°C) -40 to 85 Input/output continuous current (max) (mA) 128 Rating Catalog Drain supply voltage (max) (V) 5.5 Supply voltage (max) (V) 5.5
SOIC (DW) 20 131.84 mm² 12.8 x 10.3 SSOP (DB) 20 56.16 mm² 7.2 x 7.8 SSOP (DBQ) 20 51.9 mm² 8.65 x 6 TSSOP (PW) 20 41.6 mm² 6.5 x 6.4 TVSOP (DGV) 20 32 mm² 5 x 6.4 VQFN (RGY) 20 15.75 mm² 4.5 x 3.5
  • High-Bandwidth Data Path (Up to 200 MHz)
  • Control Inputs Can Be Driven by TTL or 5-V/3.3-V
    CMOS Outputs
  • Low and Flat ON-State Resistance (ron)
    Characteristics Over Operating Range
    (ron= 5 Ω Typical)
  • Bidirectional Data Flow With Near-Zero
    Propagation Delay
  • Low Input/Output Capacitance Minimizes Loading
    and Signal Distortion
    (Cio(OFF) = 6 pF Typical)
  • Low Power Consumption (ICC = 50 µA Maximum)
  • VCC Operating Range From 4.5 V to 5 V
  • Data I/Os Support 0- to 5-V Signaling Levels (0.8
    V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
  • Standard ’244-Type Pinout
  • High-Bandwidth Data Path (Up to 200 MHz)
  • Control Inputs Can Be Driven by TTL or 5-V/3.3-V
    CMOS Outputs
  • Low and Flat ON-State Resistance (ron)
    Characteristics Over Operating Range
    (ron= 5 Ω Typical)
  • Bidirectional Data Flow With Near-Zero
    Propagation Delay
  • Low Input/Output Capacitance Minimizes Loading
    and Signal Distortion
    (Cio(OFF) = 6 pF Typical)
  • Low Power Consumption (ICC = 50 µA Maximum)
  • VCC Operating Range From 4.5 V to 5 V
  • Data I/Os Support 0- to 5-V Signaling Levels (0.8
    V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
  • Standard ’244-Type Pinout

The SN74CBT3244 device provides eight bits of high-speed TTL-compatible bus switching. The SOIC, SSOP, TSSOP, and TVSOP packages provide a standard ’244 device pinout. The low ON-state resistance of the switch allows connections to be made with minimal propagation delay. The device is organized as two 4-bit low-impedance switches with separate output-enable (OE) inputs.

The SN74CBT3244 device provides eight bits of high-speed TTL-compatible bus switching. The SOIC, SSOP, TSSOP, and TVSOP packages provide a standard ’244 device pinout. The low ON-state resistance of the switch allows connections to be made with minimal propagation delay. The device is organized as two 4-bit low-impedance switches with separate output-enable (OE) inputs.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기26
유형 직함 날짜
* Data sheet SN74CBT3244 Octal FET Bus Switch datasheet (Rev. O) PDF | HTML 2015/09/29
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML 2022/06/02
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML 2021/12/01
Application note Implications of Slow or Floating CMOS Inputs (Rev. E) 2021/07/26
Selection guide Little Logic Guide 2018 (Rev. G) 2018/07/06
Selection guide Logic Guide (Rev. AB) 2017/06/12
Application note How to Select Little Logic (Rev. A) 2016/07/26
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015/12/02
User guide LOGIC Pocket Data Book (Rev. B) 2007/01/16
More literature Digital Bus Switch Selection Guide (Rev. A) 2004/11/10
Product overview Design Summary for WCSP Little Logic (Rev. B) 2004/11/04
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004/07/08
Application note Selecting the Right Level Translation Solution (Rev. A) 2004/06/22
User guide Signal Switch Data Book (Rev. A) 2003/11/14
More literature CBT RAID Application Clip 2003/06/12
Application note Bus FET Switch Solutions for Live Insertion Applications 2003/02/07
Application note Texas Instruments Little Logic Application Report 2002/11/01
Application note TI IBIS File Creation, Validation, and Distribution Processes 2002/08/29
More literature Standard Linear & Logic for PCs, Servers & Motherboards 2002/06/13
Application note 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) 2002/05/22
Application note Flexible Voltage-Level Translation With CBT Family Devices 1999/07/20
User guide CBT (5-V) And CBTLV (3.3-V) Bus Switches Data Book (Rev. B) 1998/12/01
Application note 3.3-V to 2.5-V Translation with Texas Instruments Crossbar Technology (Rev. A) 1998/04/03
Application note Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices 1997/12/01
Application note 5-V To 3.3-V Translation With the SN74CBTD3384 (Rev. B) 1997/03/01
Application note Understanding Advanced Bus-Interface Products Design Guide 1996/05/01

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

인터페이스 어댑터

LEADED-ADAPTER1 — TI의 5, 8, 10, 16 및 24핀 리드 패키지의 빠른 테스트를 위한 DIP 헤더 어댑터에 대한 표면 실장

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

사용 설명서: PDF
TI.com에서 구매할 수 없습니다
패키지 다운로드
SOIC (DW) 20 옵션 보기
SSOP (DB) 20 옵션 보기
SSOP (DBQ) 20 옵션 보기
TSSOP (PW) 20 옵션 보기
TVSOP (DGV) 20 옵션 보기
VQFN (RGY) 20 옵션 보기

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상