THS6302
- Designed for G.Fast 106-MHz, 212-MHz DSL Profiles
- G.mgFast 424-MHz Compatible
- Supports legacy VDSL and ADSL2+ Applications
- Excellent MTPR for G.Fast and Legacy Applications (Line Power = 8 dBm):
- ADSL2+ = 75 dB
- VDSL-17a = 74 dB
- VDSL-30a = 70 dB
- G.Fast 106-MHz = 60 dB
- G.Fast 212-MHz = 48 dB
- Multiple Power Modes for Different Profiles
- Adjustable Bias Current with External Resistor
- Differential Gain: 11 V/V
- Linear Output Current: 80 mA (Minimum)
- Low-Power Line Termination Mode: <7 mA
- Power-Down Mode
- 12-V Technology to Support High-Power Output
- 12.6-V Maximum Operational Voltage
The THS6302 is a dual port, current-feedback architecture, differential line driver designed for G.Fast and a variety of digital subscriber line (DSL) systems. The device is targeted for use in G.Fast digital subscriber line systems that enable native discrete multitone modulation (DMT) signals and supports an 8-dBm line power up to 212 MHz with good linearity.
The unique architecture of this device allows quiescent current to be minimal and still achieve very high linearity. Internally-fixed bias settings of the amplifiers offer enhanced power savings for line-driving modes where the full performance of the amplifier is not required. To allow for even more flexibility and power savings, the overall quiescent current for both ports is adjustable by a single external bias resistor connected to one of the device pins. The device also features two line-termination modes to maintain impedance matching at very low power consumption.
The THS6302 is a dual port device suitable for CO (Central Office) applications in DSL systems and is similar to the single port THS6301 device that is suitable in CPE (Customer-Premises Equipment) DSL applications.
THS6302 device is available in a 4-mm × 5-mm, 28-pin, VQFN package.
기술 문서
| 유형 | 직함 | 날짜 | ||
|---|---|---|---|---|
| * | Data sheet | THS6302 Dual Port, G.Fast and G.mgFast DSL Line Driver datasheet (Rev. A) | PDF | HTML | 2021/02/19 |
| Application note | Noise Analysis for High Speed Op Amps (Rev. A) | 2005/01/17 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램
| 패키지 | 핀 | 다운로드 |
|---|---|---|
| VQFN (RHF) | 28 | 옵션 보기 |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.