PMP21112 is a dual-phase boost reference design utilizing the LM25112-Q1 controller for automotive applications. This design can operate from 9V to 16V. The design has an adjustable output of 16V to 40V and capable of sourcing 10A continuous current. LM25112-Q1 has a bypass function where Vin is equal or greater than the set output voltage, the device will bypass Vin via the high side sync FET. Output adjustment is achieved via a 3.3V PWM signal, by adjusting the duty cycle of the PWM signal from 10% to 90%, output will go from 40V to 16V respectively. This design is also capable of tracking a sine wave up to 500Hz without distortion and achieve less than 300us delay time between sine wave and the output voltage. Switching frequency is set to 150kHz, and a 4 layer PCB is used. Three 6.8mF, 65V rated electrolytic capacitors are used to damp the input supply’s wiring inductance for all test data taken on this test report.
| Output voltage options | PMP21112.1 | PMP21112.2 | PMP21112.3 | PMP21112.4 |
|---|---|---|---|---|
| Vin (Min) (V) | 9 | 9 | 9 | 9 |
| Vin (Max) (V) | 16 | 16 | 16 | 16 |
| Vout (Nom) (V) | 16 | 20 | 30 | 40 |
| Iout (Max) (A) | 10 | 10 | 10 | 10 |
| Output Power (W) | 160 | 200 | 300 | 400 |
| Isolated/Non-Isolated | Non-Isolated | Non-Isolated | Non-Isolated | Non-Isolated |
| Input Type | DC | DC | DC | DC |
| Topology | Boost- Synchronous | Boost- Synchronous | Boost- Synchronous | Boost- Synchronous |
A fully assembled board has been developed for testing and performance validation only, and is not available for sale.
Download ready-to-use system files to speed your design process.
Test results for the reference design, including efficiency graphs, test prerequisites and more
Detailed schematic diagram for design layout and components
Complete listing of design components, reference designators, and manufacturers/part numbers
Detailed overview of design layout for component placement
Files used for 3D models or 2D drawings of IC components
Design file that contains information on physical board layer of design PCB
PCB layer plot file used for generating PCB design layout
Includes TI products in the design and potential alternatives.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Test report | PMP21112 Test Results | Dec. 21, 2017 |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.