JESD204B Link Latency Design Using a High Speed ADC

(ACTIVE) TIDA-00153

Description & Features

Technical Documents

Support & Training

Order Now


View the Important Notice for TI Designs covering authorized use, intellectual property matters and disclaimers.

Key Document

Description

JESD204B links are the latest trend in data-converter digital interfaces. These links take advantage of high-speed serial-digital technology to offer many compelling benefits including improved channel densities. This reference design addresses one of the challenges of adopting the new interface: understanding and designing the link latency. An example achieves deterministic latency and determines the link latency of a system containing the Texas Instruments LM97937 ADC and Xilinx Kintex 7 FPGA.

Features
  • Guarantee deterministic latency across the JESD204B link
  • Understand the tradeoff between link latency and tolerance to link delay variation
  • Use a formulaic and procedure-based approach to design the link latency
  • Implement a JESD204B link using Texas Instruments' ADC16DX370 or LM97937 ADC and a Xilinx Kintex 7 FPGA

View the Important Notice for TI Designs covering authorized use, intellectual property matters and disclaimers.


  




TI Devices (5)

Order samples, get tools and find more information on the TI products in this reference design.

Part Number Name Product Family Sample & Buy Design Kits & Evaluation Modules
ADC16DX370  Dual-Channel, 16-Bit, 370-MSPS Analog-to-Digital Converter (ADC)  Analog-to-Digital Converters (ADCs)  Sample & Buy View Design Kits & Evaluation Modules
LM97937  Dual-Channel 370MSPS Receiver and Feedback IC  RF Transceivers  Sample & Buy View Design Kits & Evaluation Modules
LMK04828  Ultra Low Jitter Synthesizer and Jitter Cleaner  Clock Jitter Cleaners  Sample & Buy View Design Kits & Evaluation Modules
LP3878-ADJ  Micropower 800mA Low Noise 'Ceramic Stable' Adjustable Voltage Regulator for 1V to 5V App.  Linear Regulator (LDO)  Sample & Buy View Design Kits & Evaluation Modules
LP5900  150mA Ultralow-Noise LDO for RF and Analog Circuits Requires No Bypass Capacitor  Linear Regulator (LDO)  Sample & Buy View Design Kits & Evaluation Modules

Technical Documents

View the Important Notice for TI Designs covering authorized use, intellectual property matters and disclaimers.

User guides (2)
Title Abstract Type Size (KB) Date Views TI Recommends
PDF 330 19 Feb 2014 66
PDF 125 18 Feb 2014 105
Design files (3)
Title Abstract Type Size (KB) Date Views
ZIP 706 19 Feb 2014 61
PDF 75 19 Feb 2014 22
PDF 162 19 Feb 2014 37

Support & Training

Try our support forums.
Search expert answers for this part Ask a new question

Content is provided 'AS IS' by the respective TI and Community contributors and does not constitute TI specifications.
See terms of use.

Blogs