SWRS188D May   2017  – December 2021 AWR1243

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Functional Block Diagram
  5. 5 Revision History
  6. 6 Device Comparison
    1. 6.1 Related Products
  7. 7 Terminal Configuration and Functions
    1. 7.1 Pin Diagram
    2. 7.2 Signal Descriptions
      1. 7.2.1 Signal Descriptions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Power-On Hours (POH)
    4. 8.4 Recommended Operating Conditions
    5. 8.5 Power Supply Specifications
    6. 8.6 Power Consumption Summary
    7. 8.7 RF Specification
    8. 8.8 Thermal Resistance Characteristics for FCBGA Package [ABL0161]
    9. 8.9 Timing and Switching Characteristics
      1. 8.9.1 Power Supply Sequencing and Reset Timing
      2. 8.9.2 Synchronized Frame Triggering
      3. 8.9.3 Input Clocks and Oscillators
        1. 8.9.3.1 Clock Specifications
      4. 8.9.4 Multibuffered / Standard Serial Peripheral Interface (MibSPI)
        1. 8.9.4.1 Peripheral Description
          1. 8.9.4.1.1 SPI Timing Conditions
          2. 8.9.4.1.2 SPI Peripheral Mode Switching Parameters (SPICLK = input, SPISIMO = input, and SPISOMI = output)
          3. 8.9.4.1.3 SPI Peripheral Mode Timing Requirements (SPICLK = input, SPISIMO = input, and SPISOMI = output)
        2. 8.9.4.2 Typical Interface Protocol Diagram (Peripheral Mode)
      5. 8.9.5 LVDS Interface Configuration
        1. 8.9.5.1 LVDS Interface Timings
      6. 8.9.6 General-Purpose Input/Output
        1. 8.9.6.1 Switching Characteristics for Output Timing versus Load Capacitance (CL)
      7. 8.9.7 Camera Serial Interface (CSI)
        1. 8.9.7.1 CSI Switching Characteristics
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Subsystems
      1. 9.3.1 RF and Analog Subsystem
        1. 9.3.1.1 Clock Subsystem
        2. 9.3.1.2 Transmit Subsystem
        3. 9.3.1.3 Receive Subsystem
      2. 9.3.2 Host Interface
    4. 9.4 Other Subsystems
      1. 9.4.1 ADC Data Format Over CSI2 Interface
  10. 10Monitoring and Diagnostics
    1. 10.1 Monitoring and Diagnostic Mechanisms
  11. 11Applications, Implementation, and Layout
    1. 11.1 Application Information
    2. 11.2 Short-, Medium-, and Long-Range Radar
    3. 11.3 Reference Schematic
  12. 12Device and Documentation Support
    1. 12.1 Device Nomenclature
    2. 12.2 Tools and Software
    3. 12.3 Documentation Support
    4. 12.4 Support Resources
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information
    1. 13.1 Packaging Information
    2. 13.2 Tray Information for

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • ABL|161
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8.9.7.1 CSI Switching Characteristics

over operating free-air temperature range (unless otherwise noted)
PARAMETERMINTYPMAXUNIT
HPTX
HSTXDBRData bit rate(1/2/4 data lane PHY)150600Mbps
fCLKDDR clock frequency(1/2/4 data lane PHY)75300MHz
ΔVCMTX(LF)Common-level variation–5050mV
tR and tF20% to 80% rise time and fall time0.3UI
LPTX DRIVER
tEOTTime from start of THS-TRAIL period to start of LP-11 state105 + 12*UIns
DATA-CLOCK Timing Specification
UINOMNominal Unit Interval1.6713.33ns
UIINST,MINMinimum instantaneous Unit Interval1.131ns
TSKEW[TX]Data to clock skew measured at transmitter–0.150.15UIINST,MIN
CSI2 TIMING SPECIFICATION
TCLK-PRETime that the HS clock shall be driven by the transmitter before any associated data lane beginning the transition from LP to HS mode.8ns
TCLK-PREPARETime that the transmitter drives the clock lane LP-00 line state immediately before the HS-0 line state starting the HS transmission.3895ns
TCLK-PREPARE + TCLK-ZEROTCLK-PREPARE + time that the transmitter drives the HS-0 state before starting the clock.300ns
TEOTTransmitted time interval from the start of THS-TRAIL or TCLKTRAIL, to the start of the LP-11 state following a HS burst.105 ns + 12*UIns
THS-PREPARETime that the transmitter drives the data lane LP-00 line state immediately before the HS-0 line state starting the HS transmission40 + 4*UI85 + 6*UIns
THS-PREPARE + THS-ZEROTHS-PREPARE + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.145 ns + 10*UIns
THS-EXITTime that the transmitter drives LP-11 following a HS burst.100ns
THS-TRAILTime that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burstmax(8*UI, 60 ns + 4*UI)ns
TLPXTXXXransmitted length of any low-power state period50ns
GUID-491969EB-1282-4642-B615-4FB0BDAC0A51-low.gifFigure 8-9 Clock and Data Timing in HS Transmission
GUID-46DF489C-1AE6-4BE2-B8D0-B4B7CAAF2E0E-low.gifFigure 8-10 High-Speed Data Transmission Burst
GUID-041D114B-6A7F-4881-A67C-B1AFBED49CF2-low.gif
The HS to LP transition of the CLK does not actually take place since the CLK is always ON in HS mode.
Figure 8-11 Switching the Clock Lane Between Clock Transmission and Low-Power Mode