As mentioned above, it is recommended to use one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces. It also provides a quiet reference potential for the control circuitry. The AGND and PGND pins should be connected to the ground plane using vias right next to the bypass capacitors. PGND pins are connected to the source of the internal low side MOSFET switch. They should be connected directly to the grounds of the input and output capacitors. The PGND net contains noise at the switching frequency and may bounce due to load variations. The PGND trace, as well as PVIN and SW traces, should be constrained to one side of the ground plane. The other side of the ground plane contains much less noise and should be used for sensitive routes.
It is recommended to provide adequate device heat sinking by utilizing the exposed pad (EP) of the IC as the primary thermal path. Use a minimum 4 by 4 array of 10 mil thermal vias to connect the EP to the system ground plane for heat sinking. The vias should be evenly distributed under the exposed pad. Use as much copper as possible for system ground plane on the top and bottom layers for the best heat dissipation. It is recommended to use a four-layer board with the copper thickness, starting from the top, as: 2 oz / 1 oz / 1 oz / 2 oz. A four-layer board with enough copper thickness and proper layout provides low current conduction impedance, proper shielding and lower thermal resistance.
|AN-2020 Thermal Design By Insight, Not Hindsight||SNVA419|
|AN-1520 A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages||SNVA183|
|SPRA953B Semiconductor and IC Package Thermal Metrics||SPRA953|
|SNVA719 Thermal Design made Simple with LM43603 and LM43602||SNVA719|
|SLMA002 PowerPAD™ Thermally Enhanced Package||SLMA002|
|SLMA004 PowerPAD Made Easy||SLMA004|
|SBVA025 Using New Thermal Metrics||SBVA025|