SCLS942A July   2023  – October 2023 SN74AHC1G125-Q1

PRODUCTION DATA  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Revision History
  6. Pin Configuration and Functions
  7. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Switching Characteristics: 3.3-V VCC
    7. 6.7 Switching Characteristics: 5.0-V VCC
    8. 6.8 Typical Characteristics
  8. Parameter Measurement Information
  9. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Standard CMOS Inputs
      2. 8.3.2 Balanced CMOS 3-State Outputs
      3. 8.3.3 Clamp Diode Structure
    4. 8.4 Device Functional Modes
  10. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
        1. 9.2.1.1 Power Considerations
        2. 9.2.1.2 Input Considerations
        3. 9.2.1.3 Output Considerations
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curves
  11. 10Power Supply Recommendations
  12. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  13. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 Support Resources
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary
  14. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Description

The SN74AHC1G125-Q1 is a single buffer gate with 3-state outputs and integrated voltage translation. This buffer performs the Boolean function Y = A in positive logic. The outputs can be placed into a Hi-Z state by applying a High on the OE pin.

Package Information
PART NUMBERPACKAGE(1)PACKAGE SIZE(2)BODY SIZE (NOM)(3)
SN74AHC1G125-Q1 DBV (SOT-23, 5) 2.9 mm x 2.8 mm 2.9 mm x 1.6 mm
DCK (SC70, 5)2 mm × 2.1 mm2 mm × 1.25 mm
For all available packages, see the orderable addendum at the end of the data sheet.
The package size (length × width) is a nominal value and includes pins, where applicable.
The body size (length × width) is a nominal value and does not include pins.
GUID-CE15FF6E-4BB9-4AE6-BCAE-463BBA9D7C47-low.gif Simplified Logic Diagram (Positive Logic)