SLASF37 January   2024 TAA5412-Q1

ADVANCE INFORMATION  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Pin Configuration and Functions
  6. Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Thermal Information
    5. 5.5  Thermal Information
    6. 5.6  Electrical Characteristics
    7. 5.7  Timing Requirements: I2C Interface
    8. 5.8  Switching Characteristics: I2C Interface
    9. 5.9  Timing Requirements: TDM, I2S or LJ Interface
    10. 5.10 Switching Characteristics: TDM, I2S or LJ Interface
    11. 5.11 Timing Requirements: PDM Digital Microphone Interface
    12. 5.12 Switching Characteristics: PDM Digial Microphone Interface
    13. 5.13 Timing Diagrams
  7. Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Serial Interfaces
        1. 6.3.1.1 Control Serial Interfaces
        2. 6.3.1.2 Audio Serial Interfaces
          1. 6.3.1.2.1 Time Division Multiplexed Audio (TDM) Interface
          2. 6.3.1.2.2 Inter IC Sound (I2S) Interface
          3. 6.3.1.2.3 Left-Justified (LJ) Interface
      2. 6.3.2 Using Multiple Devices With Shared Buses
      3. 6.3.3 Phase-Locked Loop (PLL) and Clock Generation
      4. 6.3.4 Input Channel Configuration
      5. 6.3.5 Reference Voltage
      6. 6.3.6 Microphone Bias
      7. 6.3.7 Input DC Fault Diagnostics
        1. 6.3.7.1 Fault Conditions
          1. 6.3.7.1.1 Input Pin Short to Ground
          2. 6.3.7.1.2 Input Pin Short to MICBIAS
          3. 6.3.7.1.3 Open Inputs
          4. 6.3.7.1.4 Short Between INxP and INxM
          5. 6.3.7.1.5 Input Pin Overvoltage
          6. 6.3.7.1.6 Input Pin Short to VBAT_IN
        2. 6.3.7.2 Fault Reporting
          1. 6.3.7.2.1 Overcurrent and Overtemperature Protection
      8. 6.3.8 Signal-Chain Processing
        1. 6.3.8.1 ADC Signal-Chain
          1. 6.3.8.1.1 Programmable Channel Gain and Digital Volume Control
          2. 6.3.8.1.2 Programmable Channel Gain Calibration
          3. 6.3.8.1.3 Programmable Channel Phase Calibration
          4. 6.3.8.1.4 Programmable Digital High-Pass Filter
          5. 6.3.8.1.5 Programmable Digital Biquad Filters
          6. 6.3.8.1.6 Programmable Channel Summer and Digital Mixer
          7. 6.3.8.1.7 Configurable Digital Decimation Filters
            1. 6.3.8.1.7.1 Linear Phase Filters
              1. 6.3.8.1.7.1.1 Sampling Rate: 16kHz or 14.7kHz
              2. 6.3.8.1.7.1.2 Sampling Rate: 24kHz or 22.05kHz
              3. 6.3.8.1.7.1.3 Sampling Rate: 32kHz or 29.4kHz
              4. 6.3.8.1.7.1.4 Sampling Rate: 48kHz or 44.1kHz
              5. 6.3.8.1.7.1.5 Sampling Rate: 96kHz or 88.2kHz
              6. 6.3.8.1.7.1.6 Sampling Rate: 384kHz or 352.8kHz
      9. 6.3.9 Interrupts, Status, and Digital I/O Pin Multiplexing
    4. 6.4 Device Functional Modes
  8. Register Maps
    1. 7.1 TAA5412-Q1 Registers
    2. 7.2 TAA5412-Q1 Registers
    3. 7.3 TAA5412-Q1 Registers
  9. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Application
      2. 8.2.2 Design Requirements
      3. 8.2.3 Detailed Design Procedure
  10. Power Supply Recommendations
  11. 10Device and Documentation Support
    1. 10.1 Documentation Support
      1. 10.1.1 Related Documentation
    2. 10.2 Receiving Notification of Documentation Updates
    3. 10.3 Support Resources
    4. 10.4 Trademarks
    5. 10.5 Electrostatic Discharge Caution
    6. 10.6 Glossary
  12. 11Revision History
  13. 12Mechanical, Packaging, and Orderable Information
    1. 12.1 Tape and Reel Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Recommended Operating Conditions

MIN NOM MAX UNIT
POWER
AVDD(1) Analog supply voltage to AVSS AVDD-3.3V Operation 3.0 3.3 3.6 V
BSTVDD Boost converter supply voltage to VSS (thermal pad) 3.0 3.3 3.6 V
IOVDD IO supply voltage to VSS (thermal pad) - IOVDD 3.3-V operation 3.0 3.3 3.6 V
IO supply voltage to VSS (thermal pad) - IOVDD 1.8-V operation 1.65 1.8 1.95
IOVDD IO supply voltage to VSS (thermal pad) - IOVDD 1.2-V operation 1.08 1.2 1.32 V
BSTOUT BSTOUT supply voltage to VSS in external HVDD Mode (thermal pad) 5.6 9 12 V
INPUTS
VBAT_IN VBAT_IN input pin voltage to AVSS 0 12.6 18 V
INxx Analog input pins voltage to AVSS for line-in recording 0 14.2 V
Analog input pins voltage to AVSS for microphone recording 0.1 MICBIAS – 0.1 V
Analog input pins voltage to AVSS during short to VBAT_IN VBAT_IN V
Digital input pins(except ADDRA, GPO1A, GPI1A, GPI2A) voltage to VSS (thermal pad) 0 IOVDD V
Digital input pins(ADDRA, GPO1A, GPI1A, GPI2A ) w.r.t AVSS 0 AVDD V
TEMPERATURE
TA Operating ambient temperature –40 125 °C
OTHERS
GPIO1 (used as CCLK input) clock frequency 36.864(2) MHz
Cb SCL and SDA bus capacitance for I2C interface supports standard-mode
and fast-mode
400 pF
SCL and SDA bus capacitance for I2C interface supports fast-mode plus 550
CL Digital output load capacitance 20 50 pF
Boost converter inductor for TBD clocking mode TBD µH
AVSS and VSS (thermal pad); all ground pins must be tied together and must not differ in voltage by more than 0.2 V.
MCLK input rise time (VIL to VIH) and fall time (VIH to VIL) must be less than 5 ns. For better audio noise performance, MCLK input  must be used with low jitter.