SLVSE37 April   2017 TPS25810A-Q1


  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Description (Continued)
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Switching Characteristics
    7. 7.7 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
      1. 8.1.1 USB Type-C Basic
      2. 8.1.2 Configuration Channel
      3. 8.1.3 Detecting a Connection
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Configuration Channel Pins CC1 and CC2
      2. 8.3.2 Current Capability Advertisement and Overload Protection
      3. 8.3.3 Undervoltage Lockout (UVLO)
        1.  Device Power Pins (IN1, IN2, AUX, OUT, and GND)
        2.  FAULT Response
        3.  Thermal Shutdown
        4.  REF
        5.  Audio Accessory Detection
        6.  Debug Accessory Detection
        7.  Plug Polarity Detection
        8.  Device Enable Control
        9.  Cable Compensation (CS)
        10. Power Wake
    4. 8.4 Device Functional Modes
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 Type-C DFP Port Implementation Without BC 1.2 Support
        1. Design Requirements
          1. Input and Output Capacitance
        2. Detailed Design Procedure
        3. Application Curves
      2. 9.2.2 Type-C DFP Port Implementation With BC 1.2 (DCP Mode) Support
        1. Design Requirements
        2. Detailed Design Procedure
        3. Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Third-Party Products Disclaimer
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
      2. 12.2.2 Related Links
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 Community Resources
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • RVC|20
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Detailed Description


The TPS25810A-Q1 device is a highly integrated USB Type-C™ downstream-facing port (DFP) controller, developed with a built-in power switch for the new USB Type-C connector and cable. The device provides all of the functionality needed to support a USB Type-C DFP in a system where USB power delivery (PD) source capabilities (for example, VBUS > 5 V) are not implemented. It is designed to be compliant with the Type‑C specification, revision 1.2.

USB Type-C Basic

For a detailed description of the Type-C specification, see the USB-IF Web site to download the latest released version. Some of the basic concepts of the Type-C specification that pertain to understanding the operation of the TPS25810A-Q1 (DFP device) are described as follows.

USB Type-C removes the need for different plug and receptacle types for host and device functionality. The Type-C receptacle replaces both Type-A and Type-B receptacles because the Type-C cable is pluggable in either direction between host and device. A host-to-device logical relationship is maintained via the configuration channel (CC). Optionally, hosts and devices can be either providers or consumers of power when USB PD communication is used to swap roles.

All USB Type-C ports operate in one of the following three data modes:

  • Host mode: the port can only be host (provider of power).
  • Device mode: the port can only be device (consumer of power).
  • Dual-role mode: the port can be either host or device.

Port types:

  • DFP (downstream facing port): Host
  • UFP (upstream facing port): Device
  • DRP (dual-role port): Host or device

Valid DFP-to-UFP connections:

  • Table 1 describes valid DFP-to-UFP connections.
  • Host-to-host and device-to-device have no functions.

Table 1. DFP-to-UFP Connections

Host-mode port No function Works Works
Device-mode port Works No function Works
Dual-role port Works Works Works(1)
This may be automatic or manually driven.

Configuration Channel

The function of the configuration channel (CC) is to detect connections and configure the interface across the USB Type-C cables and connectors.

Functionally, the configuration channel serves the following purposes:

  • Detect connection to the USB ports
  • Resolve cable orientation and twist connections to establish USB data-bus routing
  • Establish DFP and UFP roles between two connected ports
  • Discover and configure power: USB Type-C current modes or USB power delivery
  • Discover and configure optional alternate and accessory modes
  • Enhance flexibility and ease of use

Typical flow of DFP-to-UFP configuration is shown in Figure 11:

TPS25810A-Q1 typical_flow_SLVSD95.gif Figure 11. Flow of DFP-to-UFP Configuration

Detecting a Connection

DFPs and DRPs fulfill the role of detecting a valid connection over USB Type-C. Figure 12 shows a DFP-to-UFP connection made with Type-C cable. As shown in Figure 12, the detection concept is based on being able to detect terminations in the product that has been attached. A pullup and pulldown termination model is used. A pullup termination can be replaced by a current source.

  • In the DFP-to-UFP connection, the DFP monitors both CC pins for a voltage lower than the unterminated voltage.
  • A UFP advertises Rd on both of its CC pins (CC1 and CC2).
  • A powered cable advertises Ra on only one of the CC pins of the plug. Ra is used to inform the source to apply VCONN.
  • An analog audio device advertises Ra on both CC pins of the plug, which identifies it as an analog audio device. VCONN is not applied on either CC pin in this case.

TPS25810A-Q1 detecting_connection_slvscr1.gif Figure 12. DFP-to-UFP Connection

Functional Block Diagram

TPS25810A-Q1 fbd_SLVSE37.gif

Feature Description

TheTPS25810A-Q1 device is a DFP Type-C port controller with integrated power switches for VCONN and VBUS. It does not support BC 1.2 charging modes inherently, because it does not interact with USB D+ and D– data lines. The TPS25810A-Q1 device can be used in conjunction with a BC 1.2 controller like the TPS2514A-Q1 device to support BC1.2 and Type-C charging modes in a single Type-C DFP port. See the TPS25810 EVM User's Guide and Application and Implementation section of this data sheet for more details. The TPS25810A-Q1 device can be used in a USB 2.0 only or in a USB 3.1 port implementation. When used in a USB 3.1 port, the POL pin can control an external super-speed MUX to handle the Type-C flippable feature.

Configuration Channel Pins CC1 and CC2

Each device has two pins, CC1 and CC2, that serve to detect an attachment to the port and to resolve cable orientation. These pins are also used to establish the current broadcast to a valid UFP, configure VCONN, and detect attachment of a debug or audio-adapter accessory.

Table 2 lists the response to various attachments to its port.

Table 2. TPS25810A-Q1 Response

on CC1 or CC2
Nothing attached OPEN OPEN OPEN NO Hi-Z Hi-Z Hi-Z Hi-Z
UFP connected Rd OPEN IN1 NO Hi-Z LOW Hi-Z Hi-Z
Powered cable, no UFP connected OPEN Ra OPEN NO Hi-Z Hi-Z Hi-Z Hi-Z
Powered cable, UFP connected Rd Ra IN1 CC2 Hi-Z LOW Hi-Z Hi-Z
Debug accessory connected Rd Rd OPEN NO Hi-Z Hi-Z Hi-Z LOW
Audio-adapter accessory connected Ra Ra OPEN NO Hi-Z Hi-Z LOW Hi-Z
POL, UFP, AUDIO, and DEBUG are open-drain outputs; pull high with 100 kΩ to AUX when used. Tie to GND or leave open when not used.

Current Capability Advertisement and Overload Protection

The TPS25810A-Q1 device supports all three Type-C current advertisements as defined by the USB Type-C standard. Current broadcast to a connected UFP is controlled by the CHG and CHG_HI pins. For each broadcast level, the device protects itself from a UFP that draws current in excess of the USB Type-C current advertisement of that port by setting the current limit as shown in Table 3.

Table 3. USB Type-C Current Advertisement

0 0 STD 3.4 A 1.95 A
0 1 STD 3.4 A 1.95 A
1 0 1.5 A 3.4 A 1.95 A
1 1 3 A 3.4 A 1.95 A

Under OUT overload conditions, an internal OUT current-limit regulator limits the output current to the selected ILIM based on CHG and CHG_HI selection. In applications where VCONN is supplied via CC1 or CC2, separate fixed current-limit regulators protect these pins from overload at the level indicated in the Electrical Characteristics table. When an overload condition is present, the device maintains a constant output current, with the output voltage determined by (IOS × RLOAD). Two possible overload conditions can occur. The first overload condition occurs when either: 1) input voltage is first applied, enable is true, and a short circuit is present (load which draws IOUT > IOS), or 2) input voltage is present and the TPS25810A-Q1 device is enabled into a short circuit. The output voltage is held near zero potential with respect to ground and the TPS25810A-Q1 device ramps the output current to IOS. Both limit the current to IOS until the overload condition is removed or the device begins to thermal cycle. This is demonstrated in Figure 23 where the device was enabled into a short, and subsequently cycles current off and on as the thermal protection engages.

The second condition is when an overload occurs while the device is enabled and fully turned on. The device responds to the overload condition within time tios (see Figure 1) when the specified overload (per Electrical Characteristics) is applied. The response speed and shape vary with the overload level, input circuit, and rate of application. The current-limit response can be either simply settling to IOS or turnoff and controlled return to IOS. Similar to the previous case, the TPS25810A-Q1 device limits the current to IOS until the overload condition is removed or the device begins to thermal cycle.

The TPS25810A-Q1 device thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. This is due to the relatively large power dissipation [(VIN – VOUT) × IOS] driving the junction temperature up. The device turns off when the junction temperature exceeds 135°C (minimum) while in current limit. The device remains off until the junction temperature cools 20°C and then restarts. The current-limit profile is shown in Figure 13.

TPS25810A-Q1 slope_graph_SLVSD95.gif Figure 13. Current-Limit Profile

Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted on-off cycling due to input voltage droop during turnon.

Device Power Pins (IN1, IN2, AUX, OUT, and GND)

The device has multiple input power pins: IN1, IN2 and AUX. IN1 is connected to OUT by the internal power FET and serves as the supply for the Type-C charging current. IN2 is the supply for VCONN and ties directly between the VCONN power switch on its input and CC1 or CC2 on its output. AUX, the auxiliary input supply, provides power to the device. See the Functional Block Diagram.

In the simplest implementation where multiple supplies are not available, IN1, IN2, and AUX can be tied together. However, in mobile systems (battery powered) where system power savings is paramount, IN1 and IN2 can be powered by the high-power dc-dc supply (>3-A capability), and AUX can be connected to the low-power supply that typically powers the system microcontroller when the system is in the hibernate or sleep power state. Unlike IN1 and IN2, AUX can operate directly from a 3.3-V supply commonly used to power the microcontroller when the system is put in low-power mode. Ceramic bypass capacitors close to the device from the INx and AUX pins to GND are recommended to alleviate bus transients.

The recommended operating voltage range for IN1 and IN2 is 4.5 V to 5.5 V, whereas AUX can be operated from 2.9 V to 5.5 V. However IN1, the high-power supply, can operate up to 6.5 V. This higher input voltage affords a larger IR loss budget in systems where a long cable harness is used, and results in high IR losses with 3-A charging current. Increasing IN1 beyond 5.5 V enables longer cable and board trace lengths between the device and the Type-C receptacle while meeting the USB specification for VBUS ≥ 4.75 V at the connector.

Figure 14 illustrates the point. In this example IN1 is at 5 V, which restricts the IR loss budget from the dc-dc converter to the connector to 250 mV.

TPS25810A-Q1 IR-loss-bdgt_SLVSE37.gif Figure 14. Total IR Loss Budget

FAULT Response

The FAULT pin is an open-drain output asserted low when the device OUT current exceeds its programmed value and the overtemperature threshold (TTH_OTSD1) is crossed. See the Electrical Characteristics for overcurrent and overtemperature values. The FAULT signal remains asserted until the fault condition is removed and the device resumes normal operation. An internal deglitch circuit eliminates false overcurrent-fault reporting.

Connect FAULT with a pullup resistor to AUX. FAULT can be left open or tied to GND when not used.

Thermal Shutdown

The device has two internal overtemperature shutdown thresholds, TTH_OTSD1 and TTH_OTSD2, to protect the internal FET from damage and assist with overall safety of the system. TTH_OTSD2 is greater than TTH_OTSD1. FAULT is asserted low to signal a fault condition when the device temperature exceeds TTH_OTSD1 and the current-limit switch is disabled. However, when TTH_OTSD2 is exceeded, all open-drain outputs are left open and the device is disabled such that minimum power is dissipated. The device attempts to power up when the die temperature decreases by 20°C.


A 100-kΩ (1% or better recommended) resistor is connected from this pin to REF_RTN. The REF pin sets the reference current required to bias the internal circuitry of the device. The overload current-limit tolerance and CC currents depend upon the accuracy of this resistor. Using a ±1% or better low-temperature-coefficient resistor yields the best current-limit accuracy and overall device performance.

Audio Accessory Detection

The USB Type-C specification defines an audio-adapter decode state which allows implementation of an analog USB Type-C to 3.5-mm headset adapter. An audio accessory device is detected when both CC1 and CC2 pins detect VRa voltage (when pulled to ground by an Ra resistor). The open-drain AUDIO pin is asserted low to indicate the detection of such a device.

Table 4. Audio Accessory Detection

Ra Ra Asserted (pulled low) Audio-adapter accessory connected

Platforms supporting the audio accessory function can be triggered by the AUDIO pin to enable accessory mode circuits to support the audio function. When the Ra pulldown is removed from the CC2 pin, AUDIO is deasserted or pulled high. The TPS25810A-Q1 device monitors the CC2 pin for audio device detach. When this function is not needed (for example in a data-less port), AUDIO can be tied to GND or left open.

Debug Accessory Detection

The Type-C spec supports an optional debug-accessory mode, used for debug only and not to be used for communicating with commercial products. When the TPS25810A-Q1 device detects VRd voltage on both CC1 and CC2 pins (when pulled to ground by an Rd resistor), it asserts DEBUG low. With DEBUG asserted, the system can enter debug mode for factory testing or a similar functional mode. DEBUG deasserts or pulls high when Rd is removed from CC1. The CC1 pin is monitored for debug-accessory detach.

If the debug-accessory mode is not used, tie DEBUG to GND or leave it open.

Table 5. Debug Accessory Detection

Rd Rd Asserted (pulled low) Debug accessory connected

Plug Polarity Detection

Reversible Type-C plug orientation is reported by the POL pin when a UFP is connected. However, when no UFP is attached POL remains deasserted, irrespective of cable plug orientation. Table 6 describes the POL state based on which of the device CC pins detects VRd from an attached UFP pulldown.

Table 6. Plug Polarity Detection

Rd Open Hi-Z UFP connected
Open Rd Asserted (pulled low) UFP connected with reverse plug orientation

Figure 15 shows an example implementation which uses the POL terminal to control the SEL terminal on the HD3SS3212 device. The HD3SS3212 device provides switching on the differential channels between Port B and Port C to Port A, depending on cable orientation. For details on the HD3SS3212 device, see HD3SS3212x Two-Channel Differential 2:1/1:2 USB3.1 Mux/Demux.

TPS25810A-Q1 plug_pol_det_SLVSD95.gif Figure 15. Example Implementation

Device Enable Control

The logic enable pin (EN) controls the power switch and device supply current. The supply current is reduced to less than 1 μA when a logic low is present on EN. The EN pin provides a convenient way to turn on or turn off the device while it is powered. The enable input threshold has built-in hysteresis. When this pin is pulled high, the device is turned on or enabled. When the device is disabled (EN pulled low) the internal FETs tied to IN1 and IN2 are disconnected, all open-drain outputs are left open (Hi-Z), and the monitor block for CC1 and CC2 is turned off. The EN terminal should not be left floating.

Cable Compensation (CS)

The TPS25810A-Q1 device monitors the current to a UFP, and if the load current exceeds 1.95 A (typ), the CS pin asserts. This can be useful for implementing a digital droop-compensation scheme by altering the feedback resistor ratio of the IN1 power source.

Figure 16 shows a USB charging design using the TPS25810A-Q1 device. The 5-V (typical) nominal output of the USB power supply, designated 5 VOUT herein, is often a dc-dc converter in automotive applications. VUFP_IN refers to the voltage across the inside contacts of the USB connector of a UFP device. Official USB specifications should be consulted for the most up-to-date requirements. For illustration purposes, it is assumed the minimum and maximum voltages allowed for VUFP_IN are 4 V and 5.25 V, respectively. In general, when VUFP_IN is 5 V, the UFP draws optimum current and requires the minimum amount of time to recharge its battery.

TPS25810A-Q1 Schem_02_SLVDS95.gif Figure 16. TPS25810A-Q1 Charging System Schematic

In a practical system, there are voltage drops from the dc-dc output, 5 VOUT, to VUFP_IN which include the on-resistance of the TPS25810A-Q1 device power switch, USB cabling and connector contact resistances. Under rated UFP load current, these drops can be several hundred millivolts, decreasing VUFP_IN below the optimal 5-V level. In addition, as VUFP_IN decreases below 5 V, most modern UFPs decrease their load current to prevent possible overload conditions and to maintain VUFP_IN above 4 V. Lower-than-optimum load current increases the time required to recharge the UFP battery. For example, in Figure 16, assuming that the loss resistance is 113 mΩ (includes 79 mΩ of USB cable resistance and 34 mΩ of power switch resistance) and 5 VOUT is 5 V, the input voltage of UFP (VUFP_IN) is about 4.66 V at 3 A. The TPS25810A-Q1 device provides the CS pin to report high-charging-current conditions and increase the 5 VOUT voltage as shown in Figure 17

TPS25810A-Q1 CS_Function.gif Figure 17. TPS25810A-Q1 CS Function

Equation 1 through Equation 4 refer to Figure 16

The power supply output voltage is calculated in Equation 1.

Equation 1. TPS25810A-Q1 EQ7_5vo_lusb18.gif

5 VOUT and VFB are known. If R3 is given and R1 is fixed, R2 can be calculated. The 5 VOUT voltage change with compensation is shown in Equation 2 and Equation 3.

Equation 2. TPS25810A-Q1 EQ8_Dv_lusb18.gif
Equation 3. TPS25810A-Q1 EQ9_Dv_lusb18.gif

If R1 is less than R3, then Equation 3 can be simplified as Equation 4.

Equation 4. TPS25810A-Q1 EQ10_Dv_lusb18.gif

Power Wake

The power-wake feature offers the mobile-systems designer a way to save on system power when no UFP is attached to the Type-C port. See Figure 18. To enable power wake, the UFP pins from any combination of two TPS25810A-Q1 devices are tied together (each with its own 100-kΩ pullup) to the enable pin of a 5-V, 6-A dc-dc buck converter. When no UFP is detected on both Type-C ports, the EN pin of the dc-dc converter is pulled high, thereby disabling it. Because the TPS25810A-Q1 device is powered by an always-on 3.3-V LDO, turning off the supply to IN1 and IN2 does not affect its operation in the detach state. Anytime a UFP is detected on either port, the corresponding UFP pin is pulled low, enabling the dc-dc converter to provide charging current to the attached UFP. Turning off the high-power dc-dc converter when ports are unattached saves on system power. This method can save a significant amount of power, because the TPS25810A-Q1 device requires only 0.7 µA (typical) via the AUX pin when no UFP device is connected.

TPS25810A-Q1 power_wake_SLVSE37.gif Figure 18. Power-Wake Implementation

Device Functional Modes

The TPS25810A-Q1 device is a Type-C controller with integrated power switches that supports all Type-C functions in a downstream facing port. The device manages current advertisement and protection for a connected UFP and active cable. Each device starts its operation by monitoring the AUX bus. When VAUX exceeds the undervoltage-lockout threshold, the device samples the EN pin. A high level on this pin enables the device, and normal operation begins. Having successfully completed its start-up sequence, the device now actively monitors its CC1 and CC2 pins for attachment to a UFP. When a UFP is detected on either the CC1 or CC2 pin, the internal MOSFET starts to turn on after the required deglitch time is met. The internal MOSFET starts conducting and allows current to flow from IN1 to OUT. If Ra is detected on the other CC pin (not connected to the UFP), VCONN is applied to allow current to flow from IN2 to the CC pin connected to Ra. For a complete listing of various device operational modes, see Table 2.