SLVS670L June 2006 – May 2018 TPS65023 , TPS65023B
PRODUCTION DATA.
Refer to the PDF data sheet for device specific package drawings
The REG_CTRL register is used to disable or enable the power supplies through the serial interface. The contents of the register are logically AND’ed with the enable pins to determine the state of the supplies. A UVLO condition resets the REG_CTRL to 0xFF, so the state of the supplies defaults to the state of the enable pin. The REG_CTRL bits are automatically reset to default when the corresponding enable pin is low.
REG_CTRL | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
---|---|---|---|---|---|---|---|---|
Bit name and function | – | – | VDCDC1 ENABLE | VDCDC2 ENABLE | VDCDC3 ENABLE | LDO2
ENABLE |
LDO1
ENABLE |
– |
Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
Set by signal | – | – | DCDC1_ENZ | DCDC2_ENZ | DCDC3_ENZ | LDO_ENZ | LDO_ENZ | – |
Default value loaded | – | – | UVLO | UVLO | UVLO | UVLO | UVLO | – |
Read and write | – | – | R/W | R/W | R/W | R/W | R/W | – |
Bit 5 | VDCDC1 ENABLE |
DCDC1 Enable. This bit is logically AND’ed with the state of the DCDC1_EN pin to turn on the DCDC1 converter. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 through the serial interface. The bit is reset to 1 when the pin DCDC1_EN is pulled to GND, allowing DCDC1 to turn on when DCDC1_EN returns high. | |
Bit 4 | VDCDC2 ENABLE |
DCDC2 Enable. This bit is logically AND’ed with the state of the DCDC2_EN pin to turn on the DCDC2 converter. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 through the serial interface. The bit is reset to 1 when the pin DCDC2_EN is pulled to GND, allowing DCDC2 to turn on when DCDC2_EN returns high. | |
Bit 3 | VDCDC3 ENABLE |
DCDC3 Enable. This bit is logically AND’ed with the state of the DCDC3_EN pin to turn on the DCDC3 converter. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 through the serial interface. The bit is reset to 1 when the pin DCDC3_EN is pulled to GND, allowing DCDC3 to turn on when DCDC3_EN returns high. | |
Bit 2 | LDO2 ENABLE |
LDO2 Enable. This bit is logically AND’ed with the state of the LDO2_EN pin to turn on LDO2. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 through the serial interface. The bit is reset to 1 when the pin LDO_EN is pulled to GND, allowing LDO2 to turn on when LDO_EN returns high. | |
Bit 1 | LDO1 ENABLE |
LDO1 Enable. This bit is logically AND’ed with the state of the LDO1_EN pin to turn on LDO1. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 through the serial interface. The bit is reset to 1 when the pin LDO_EN is pulled to GND, allowing LDO1 to turn on when LDO_EN returns high. |