SBVS313 June   2017 TPS7A85A

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Voltage Regulation Features
        1. 7.3.1.1 DC Regulation
        2. 7.3.1.2 AC and Transient Response
      2. 7.3.2 System Start-Up Features
        1. 7.3.2.1 Programmable Soft Start (NR/SS)
        2. 7.3.2.2 Internal Sequencing
          1. 7.3.2.2.1 Enable (EN)
          2. 7.3.2.2.2 Undervoltage Lockout (UVLO) Control
          3. 7.3.2.2.3 Active Discharge
        3. 7.3.2.3 Power-Good Output (PG)
      3. 7.3.3 Internal Protection Features
        1. 7.3.3.1 Foldback Current Limit (ICL)
        2. 7.3.3.2 Thermal Protection (Tsd)
    4. 7.4 Device Functional Modes
      1. 7.4.1 Regulation
      2. 7.4.2 Disabled
  8. Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 External Component Selection
        1. 8.1.1.1 Adjustable Operation
        2. 8.1.1.2 ANY-OUT Programmable Output Voltage
        3. 8.1.1.3 ANY-OUT Operation
        4. 8.1.1.4 Increasing ANY-OUT Resolution for LILO Conditions
        5. 8.1.1.5 Current Sharing
        6. 8.1.1.6 Recommended Capacitor Types
        7. 8.1.1.7 Input and Output Capacitor Requirements (CIN and COUT)
        8. 8.1.1.8 Feed-Forward Capacitor (CFF)
        9. 8.1.1.9 Noise-Reduction and Soft-Start Capacitor (CNR/SS)
      2. 8.1.2 Start-Up
        1. 8.1.2.1 Circuit Soft-Start Control (NR/SS)
          1. 8.1.2.1.1 Inrush Current
        2. 8.1.2.2 Undervoltage Lockout (UVLO)
        3. 8.1.2.3 Power-Good (PG) Function
      3. 8.1.3 AC and Transient Performance
        1. 8.1.3.1 Power-Supply Rejection Ratio (PSRR)
        2. 8.1.3.2 Output Voltage Noise
        3. 8.1.3.3 Optimizing Noise and PSRR
          1. 8.1.3.3.1 Charge Pump Noise
        4. 8.1.3.4 Load Transient Response
      4. 8.1.4 DC Performance
        1. 8.1.4.1 Output Voltage Accuracy (VOUT)
        2. 8.1.4.2 Dropout Voltage (VDO)
          1. 8.1.4.2.1 Behavior When Transitioning From Dropout Into Regulation
      5. 8.1.5 Sequencing Requirements
      6. 8.1.6 Negatively Biased Output
      7. 8.1.7 Reverse Current
      8. 8.1.8 Power Dissipation (PD)
        1. 8.1.8.1 Estimating Junction Temperature
        2. 8.1.8.2 Recommended Area for Continuous Operation (RACO)
    2. 8.2 Typical Applications
      1. 8.2.1 Low-Input, Low-Output (LILO) Voltage Conditions
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
        3. 8.2.1.3 Application Curves
  9. Power-Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

Successfully implementing an LDO in an application depends on the application requirements. This section discusses key device features and how to best implement them to achieve a reliable design.

External Component Selection

Adjustable Operation

The TPS7A85A can be used with the internal ANY-OUT network or by using external resistors. Using the ANY-OUT network allows the TPS7A85A to be programmed from 0.8 V to 3.95 V. For output voltage range greater than 3.95 V and up to 5.1 V, external resistors must be used. This configuration is referred to as the adjustable configuration of the TPS7A85A throughout the data sheet. The output voltage is set by two resistors, as shown in Figure 50. 0.75% accuracy can be achieved with an external BIAS for VIN lower than 2.2 V.

TPS7A85A Typ_app_adj_sbvs313.gif Figure 50. Adjustable Operation

R1 and R2 can be calculated for any output voltage range using . This resistive network must provide a current equal to or greater than 5 μA for dc accuracy. TI recommends using an R1 approximately 12 kΩ to optimize the noise and PSRR.

Equation 1. TPS7A85A equation_01_sbvs313.gif

Table 4 lists the resistor combinations required to achieve several common rails using standard 1%-tolerance resistors.

Table 4. Recommended Feedback-Resistor Values(1)

TARGETED OUTPUT VOLTAGE
(V)
FEEDBACK RESISTOR VALUES CALCULATED OUTPUT VOLTAGE
(V)
R1 (kΩ) R2 (kΩ)
0.9 12.4 100 0.899
0.95 12.4 66.5 0.949
1 12.4 49.9 0.999
1.1 12.4 33.2 1.099
1.2 12.4 24.9 1.198
1.5 12.4 14.3 1.494
1.8 12.4 10 1.798
1.9 12.1 8.87 1.89
2.5 12.4 5.9 2.48
2.85 12.1 4.75 2.838
3 12.1 4.42 2.990
3.3 11.8 3.74 3.324
3.6 12.1 3.48 3.582
4.5 11.8 2.55 4.502
5 12.4 2.37 4.985
R1 is connected from OUT to FB; R2 is connected from FB to GND.

ANY-OUT Programmable Output Voltage

The TPS7A85A can use external resistors or the internally-matched ANY-OUT feedback resistor network to set output voltage. The ANY-OUT resistors are accessible through pin 2 and pins 5 to 11 and program the regulated output voltage. Each pin can be connected to ground (active), left open (floating), or connected to SNS. ANY-OUT programming is set by as the sum of the internal reference voltage (VNR/SS = 0.8 V) plus the accumulated sum of the respective voltages assigned to each active pin; that is, 50mV (pin 5), 100mV (pin 6), 200mV (pin 7), 400mV (pin 9), 800mV (pin 10), or 1.6V (pin 11). Table 5 lists the voltage values associated with each active pin setting for reference. By leaving all program pins open or floating, the output is programmed to the minimum possible output voltage equal to VFB.

Equation 2. TPS7A85A equation_02_sbvs313.gif

Table 5. ANY-OUT Programmable Output Voltage (RGR Package)

ANY-OUT PROGRAM PINS (ACTIVE LOW) ADDITIVE OUTPUT VOLTAGE LEVEL
Pin 5 (50mV) 50 mV
Pin 6 (100mV) 100 mV
Pin 7 (200mV) 200 mV
Pin 9 (400mV) 400 mV
Pin 10 (800mV) 800 mV
Pin 11 (1.6V) 1.6 V

Table 6 lists target output voltages and corresponding pin settings when the ANY-OUT pins are only tied to ground or left floating. The voltage setting pins have a binary weight, so the output voltage can be programmed to any value from 0.8 V to 3.95 V in 50-mV steps when tying these pins to ground. There are several alternative ways to set the output voltage. The program pins can be driven using external general-purpose input or output pins (GPIOs), manually connected using 0-Ω resistors (or left open), or hardwired by the given layout of the printed circuit board (PCB) to set the ANY-OUT voltage. As with the adjustable operation, the output voltage is set according to except that R1 and R2 are internally integrated and matched for higher accuracy. Tying any of the ANY-OUT pins to SNS can increase the resolution of the internal feedback network by decreasing the value of R1. See Increasing ANY-OUT Resolution for LILO Conditions for additional information.

Equation 3. TPS7A85A equation_03_sbvs313.gif

NOTE

For output voltages greater than 3.95 V, use a traditional adjustable configuration (see Adjustable Operation).

Table 6. User-Configurable Output Voltage Settings

VOUT(NOM)
(V)
50 mV 100 mV 200 mV 400 mV 800 mV 1.6 V VOUT(NOM)
(V)
50 mV 100 mV 200 mV 400 mV 800 mV 1.6 V
0.8 Open Open Open Open Open Open 2.4 Open Open Open Open Open GND
0.85 GND Open Open Open Open Open 2.45 GND Open Open Open Open GND
0.9 Open GND Open Open Open Open 2.5 Open GND Open Open Open GND
0.95 GND GND Open Open Open Open 2.55 GND GND Open Open Open GND
1 Open Open GND Open Open Open 2.6 Open Open GND Open Open GND
1.05 GND Open GND Open Open Open 2.65 GND Open GND Open Open GND
1.1 Open GND GND Open Open Open 2.7 Open GND GND Open Open GND
1.15 GND GND GND Open Open Open 2.75 GND GND GND Open Open GND
1.2 Open Open Open GND Open Open 2.8 Open Open Open GND Open GND
1.25 GND Open Open GND Open Open 2.85 GND Open Open GND Open GND
1.3 Open GND Open GND Open Open 2.9 Open GND Open GND Open GND
1.35 GND GND Open GND Open Open 2.95 GND GND Open GND Open GND
1.4 Open Open GND GND Open Open 3 Open Open GND GND Open GND
1.45 GND Open GND GND Open Open 3.05 GND Open GND GND Open GND
1.5 Open GND GND GND Open Open 3.1 Open GND GND GND Open GND
1.55 GND GND GND GND Open Open 3.15 GND GND GND GND Open GND
1.6 Open Open Open Open GND Open 3.2 Open Open Open Open GND GND
1.65 GND Open Open Open GND Open 3.25 GND Open Open Open GND GND
1.7 Open GND Open Open GND Open 3.3 Open GND Open Open GND GND
1.75 GND GND Open Open GND Open 3.35 GND GND Open Open GND GND
1.8 Open Open GND Open GND Open 3.4 Open Open GND Open GND GND
1.85 GND Open GND Open GND Open 3.45 GND Open GND Open GND GND
1.9 Open GND GND Open GND Open 3.5 Open GND GND Open GND GND
1.95 GND GND GND Open GND Open 3.55 GND GND GND Open GND GND
2 Open Open Open GND GND Open 3.6 Open Open Open GND GND GND
2.05 GND Open Open GND GND Open 3.65 GND Open Open GND GND GND
2.10 Open GND Open GND GND Open 3.7 Open GND Open GND GND GND
2.15 GND GND Open GND GND Open 3.75 GND GND Open GND GND GND
2.2 Open Open GND GND GND Open 3.8 Open Open GND GND GND GND
2.25 GND Open GND GND GND Open 3.85 GND Open GND GND GND GND
2.3 Open GND GND GND GND Open 3.9 Open GND GND GND GND GND
2.35 GND GND GND GND GND Open 3.95 GND GND GND GND GND GND

ANY-OUT Operation

Considering the use of the ANY-OUT internal network where the unit resistance of 1R, as shown in () is equal to 6.05 kΩ, the output voltage is set by grounding the appropriate control pins as shown in Figure 51. When grounded, all control pins add a specific voltage on top of the internal reference voltage (VNR/SS = 0.8 V). The output voltage can be calculated by and . Figure 51 and Figure 52 show a 0.9-V output voltage (respectively) that show an example of the circuit usage with and without bias voltage.

TPS7A85A Typ_app_sch_3p3V_sbvs313.gif Figure 51. ANY-OUT Configuration Circuit
(3.3-V Output, No External Bias)
Equation 4. TPS7A85A equation_04_sbvs313.gif
TPS7A85A Typ_app_sch_sbvs313.gif Figure 52. ANY-OUT Configuration Circuit
(0.9-V Output with Bias)
Equation 5. TPS7A85A equation_05_sbvs313.gif

Increasing ANY-OUT Resolution for LILO Conditions

As with the adjustable operation, the output voltage is set according to Equation 5. However, R1 and R2 are internally integrated and matched for higher accuracy. Tying any of the ANY-OUT pins to SNS can increase the resolution of the internal feedback network by decreasing the value of R1. One of the more useful pin combinations is to tie the 800mV pin to SNS, which reduces the resolution by 50% to 25 mV but limits the range. The new ANY-OUT ranges are 0.8 V to 1.175 V and 1.6 V to 1.975 V. Table 7 lists the new additive output voltage levels.

Table 7. ANY-OUT Programmable Output Voltage With 800 mV Tied to SNS (RGR Package)

ANY-OUT PROGRAM PINS (ACTIVE LOW) ADDITIVE OUTPUT VOLTAGE LEVEL
Pin 5 (50mV) 25 mV
Pin 6 (100mV) 50 mV
Pin 7 (200mV) 100 mV
Pin 9 (400mV) 200 mV
Pin 11 (1.6V) 800 V

Current Sharing

Current sharing is possible through the use of external operational amplifiers. For more details, see 6A Current-Sharing Dual LDO.

Recommended Capacitor Types

The TPS7A85A is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input, output, and noise-reduction pin (NR/SS). Multilayer ceramic capacitors are the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that use X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is not recommended because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, ceramic capacitance varies with operating voltage and temperature; derate ceramic capacitors by at least 50%. The input and output capacitors recommended herein account for a capacitance derating of approximately 50%, but at high VIN and VOUT conditions (for example, VIN = 5.6 V to VOUT = 5.1 V) the derating can be greater than 50% and must be taken into consideration.

Input and Output Capacitor Requirements (CIN and COUT)

The TPS7A85A is designed and characterized for operation with ceramic capacitors of 47 µF or greater (22 μF or greater of capacitance) at the output and 10 µF or greater (5 μF or greater of capacitance) at the input. TI recommends using a capacitor with a value of at least 47 µF at the input to minimize input impedance. Place the input and output capacitors as close as possible to the respective input and output pins to minimize trace parasitic. If the trace inductance from the input supply to the TPS7A85A is high, a fast current transient can cause VIN to ring above the absolute maximum voltage rating and damage the device. This situation can be mitigated by additional input capacitors to dampen the ringing and to keep it below the device absolute maximum ratings.

A combination of multiple output capacitors boosts the high-frequency PSRR as shown in several of the PSRR curves. The combination of one 0805-sized, 47-µF ceramic capacitor in parallel with two 0805-sized,
10-µF ceramic capacitors with a sufficient voltage rating in conjunction with the PSRR boost circuit optimizes PSRR for the frequency range of 400 kHz to 700 kHz, a typical range for dc-dc supply switching frequency. This 47-µF || 10-µF || 10-µF combination also ensures that at high input voltage and high output voltage configurations, the minimum effective capacitance is met. Many 0805-sized, 47-µF ceramic capacitors have a voltage derating of approximately 60% to 80% at 5.15 V, so the addition of the two 10-µF capacitors ensures that the capacitance is at or above 25 µF.

Feed-Forward Capacitor (CFF)

Although a feed-forward capacitor (CFF) from the FB pin to the OUT pin is not required to achieve stability, a
10-nF external feed-forward capacitor optimizes the transient, noise, and PSRR performance. A higher capacitance CFF can be used; however, the start-up time is longer, and the PG signal can incorrectly indicate that the output voltage is settled. For a detailed description, see Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator.

Noise-Reduction and Soft-Start Capacitor (CNR/SS)

The TPS7A85A features a programmable, monotonic, voltage-controlled soft-start that is set with an external capacitor (CNR/SS).The use of an external CNR/SS is highly recommended, especially to minimize inrush current into the output capacitors. This soft-start eliminates power-up initialization problems when powering field-programmable gate arrays (FPGAs), digital signal processors (DSPs), or other processors. The controlled voltage ramp of the output reduces peak inrush current during start-up, which minimizes start-up transients to the input power bus.

To achieve a monotonic start-up, the TPS7A85A error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage approaches the internal reference. The soft-start ramp time depends on the soft-start charging current (INR/SS), the soft-start capacitance (CNR/SS), and the internal reference (VNR/SS). Soft-start ramp time can be calculated with Equation 6:

Equation 6. TPS7A85A equation_06_sbvs313.gif

INR/SS is shown in Electrical Characteristics.

The noise-reduction capacitor (in conjunction with the noise-reduction resistor) forms a low-pass filter (LPF) that minimizes the noise from the reference. The reference and noise are amplified by the error amplifier and so the CNR/SS reduces the overall noise floor. The LPF is a single-pole filter and the cutoff frequency can be calculated with Equation 7. The typical value of RNR/SS is 250 kΩ. Increasing the CNR/SS capacitor has a dominant effect on the output noise at higher output voltages because of the larger gain that is present on the error amplifier. For low-noise applications, TI recommends using a 10-nF to 1-µF CNR/SS . A larger CNR/SS has a higher leakage current and as a result, the start-up time may be higher than the expected soft-start time calculated with Equation 6.

Equation 7. TPS7A85A equation_07_sbvs313.gif

Start-Up

Circuit Soft-Start Control (NR/SS)

Each output of the device features a user-adjustable, monotonic, voltage-controlled soft-start that is set with an external capacitor (CNR/SS). This soft-start eliminates power-up initialization problems when powering field-programmable gate arrays (FPGAs), digital signal processors (DSPs), or other processors. The controlled voltage ramp of the output reduces peak inrush current during start-up, which minimizes start-up transients to the input power bus.

The output voltage (VOUT) rises proportionally to VNR/SS during start-up as the LDO regulates so that the feedback voltage equals the NR/SS voltage (VFB = VNR/SS). The time required for VNR/SS to reach the nominal value determines the rise time of VOUT (start-up time).

Not using a noise-reduction capacitor on the NR/SS pin may result in an output voltage overshoot of approximately 10%. Using a capacitor on the NR/SS pin minimizes the overshoot.

lists the soft-start charging current values.

Inrush Current

Inrush current is defined as the current into the LDO at the IN pin during start-up. Inrush current consists of the sum of load current and the current that charges the output capacitor. This current is difficult to measure because the input capacitor must be removed, which is not recommended. This soft-start current can be estimated by Equation 8:

Equation 8. TPS7A85A equation8_redo.gif

where

  • VOUT(t) is the instantaneous output voltage of the turnon ramp
  • dVOUT(t) / dt is the slope of the VOUT ramp
  • RLOAD is the resistive load impedance

Undervoltage Lockout (UVLO)

The UVLO circuits ensure that the device stays disabled before the input or bias supplies reach the minimum operational voltage range, and ensures that the device properly shuts down when the input or bias supply collapses.

Figure 53 and Table 8 show one of the UVLO circuits triggered by various input voltage events, assuming that VEN ≥ VIH(EN).

TPS7A85A ai_uvlo_operation_sbvs291.gif Figure 53. Typical UVLO Operation

Table 8. Typical UVLO Operation Description

REGION EVENT VOUT STATUS COMMENT
A Turnon, VIN ≥ VUVLO_1, 2(IN) and VBIAS ≥ VUVLO(BIAS) Off Start-up
B Regulation On Regulates to target VOUT
C Brownout, VIN ≥ VUVLO_1, 2(IN) – VHYS_1, 2(IN)
or VBIAS ≥ VUVLO(BIAS) – VHYS(BIAS)
On The output can fall out of regulation but the device is still enabled.
D Regulation On Regulates to target VOUT
E Brownout, VIN < VUVLO_1, 2(IN) – VHYS_1, 2(IN)
or VBIAS ≥ VUVLO(BIAS) – VHYS(BIAS)
Off The device is disabled and the output falls because of the load and active discharge circuit. The device is reenabled when the UVLO fault is removed when either the IN or BIAS UVLO rising threshold is reached by the input or bias voltage and a normal start-up then follows.
F Regulation On Regulates to target VOUT
G Turnoff, VIN < VUVLO_1, 2(IN) – VHYS_1, 2(IN)
or VBIAS < VUVLO(BIAS) – VHYS(BIAS)
Off The output falls because of the load and active discharge circuit.

Similar to many other LDOs with this feature, the UVLO circuits take a few microseconds to fully assert. During this time, a downward line transient below approximately 0.8 V causes the UVLO to assert for a short time; however, the UVLO circuits do not have enough stored energy to fully discharge the internal circuits inside of the device. When the UVLO circuits are not given enough time to fully discharge the internal nodes, the outputs are not fully disabled.

The effect of the downward line transient can be mitigated by using a larger input capacitor to increase the fall time of the input supply when operating near the minimum VIN.

Power-Good (PG) Function

The PG circuit monitors the voltage at the feedback pin to indicate the status of the output voltage. The PG circuit asserts whenever FB, VIN, or EN are below the thresholds. The PG operation versus the output voltage is shown in Figure 54, which is listed in Table 9.

TPS7A85A ai_pg_operation_sbvs291.gif Figure 54. Typical PG Operation

Table 9. Typical PG Operation Description

REGION EVENT PG STATUS FB VOLTAGE
A Turnon 0 VFB < VIT(PG) + VHYS(PG)
B Regulation Hi-Z VFB ≥ VIT(PG)
C Output voltage dip Hi-Z
D Regulation Hi-Z
E Output voltage dip 0 VFB < VIT(PG)
F Regulation Hi-Z VFB ≥ VIT(PG)
G Turnoff 0 VFB < VIT(PG)

The PG pin is open-drain and connects a pullup resistor to an external supply, enabling other devices to receive power good as a logic signal that can be used for sequencing. Take care to ensure that the external pullup supply voltage results in a valid logic signal for the receiving device or devices.

To ensure proper operation of the PG circuit, the pullup resistor value must be from 10 kΩ and 100 kΩ. The lower limit of 10 kΩ results from the maximum pulldown strength of the PG transistor, and the upper limit of 100 kΩ results from the maximum leakage current at the PG node. If the pullup resistor is outside of this range, then the PG signal may not read a valid digital logic level.

Using a large CFF with a small CNR/SS causes the PG signal to incorrectly indicate that the output voltage has settled during turnon. The CFF time constant must be greater than the soft-start time constant to ensure proper operation of the PG during start-up. For a detailed description, see Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator.

The state of PG is only valid when the device operates above the minimum supply voltage. During short brownout events and at light loads, PG does not assert because the output voltage (and as a result, VFB) is sustained by the output capacitance.

AC and Transient Performance

LDO ac performance includes power-supply-rejection ratio, output-current transient response, and output noise. These metrics are primarily a function of open-loop gain, bandwidth, and phase margin that control the closed-loop input and output impedance of the LDO. The output noise is primarily a result of the reference and error amplifier noise.

Power-Supply Rejection Ratio (PSRR)

PSRR is a measure of how well the LDO control loop rejects signals from VIN to VOUT across the frequency spectrum (usually 10 Hz to 10 MHz). Equation 9 gives the PSRR calculation as a function of frequency for the input signal (VIN(f)) and output signal (VOUT(f)).

Equation 9. TPS7A85A Eq10_sbvs291.gif

Although PSRR is a loss in signal amplitude, PSRR is shown as positive values in decibels (dB) for convenience.

A simplified diagram of PSRR versus frequency is shown in Figure 55.

TPS7A85A ai_psrr_diagram_sbvs291.gif Figure 55. Power-Supply Rejection Ratio Diagram

An LDO is often employed not only as a dc-dc regulator, but provides exceptionally clean power-supply voltages that exhibit ultra-low noise and ripple to sensitive system components. This usage is especially true for the TPS7A85A.

The TPS7A85A features an innovative circuit to boost the PSRR from 200 kHz to 1 MHz; see . To achieve the maximum benefit of this PSRR boost circuit, TI recommends using a capacitor with a minimum impedance in the 100-kHz to 1-MHz band.

Output Voltage Noise

The TPS7A85A is designed for system applications where minimizing noise on the power-supply rail is critical to system performance. For example, the TPS7A85A can be used in a phase-locked loop (PLL)-based clocking circuit can be used for minimum phase noise, or in test and measurement systems where small power-supply noise fluctuations reduce system dynamic range.

LDO noise is defined as the internally-generated intrinsic noise created by the semiconductor circuits alone. This noise is the sum of various types of noise (such as shot noise associated with current-through-pin junctions, thermal noise caused by thermal agitation of charge carriers, flicker noise, or 1/f noise and dominates at lower frequencies as a function of 1/f). Figure 56 shows a simplified output voltage noise density plot versus frequency.

TPS7A85A ai_noise_diagram_sbvs281.gif Figure 56. Output Voltage Noise Diagram

For further details, see the How to Measure LDO Noise white paper.

Optimizing Noise and PSRR

The ultra-low noise floor and PSRR of the device can be improved in several ways, as listed in Table 10.

Table 10. Effect of Various Parameters on AC Performance(1)(2)

PARAMETER NOISE PSRR
LOW-FREQUENCY MID-FREQUENCY HIGH-FREQUENCY LOW-FREQUENCY MID-FREQUENCY HIGH-FREQUENCY
CNR/SS +++ No effect No effect +++ + No effect
CFF ++ +++ + ++ +++ +
COUT No effect + +++ No effect + +++
VIN – VOUT + + + +++ +++ ++
PCB layout ++ ++ + + +++ +++
The number of + symbols indicate the improvement in noise or PSRR performance by increasing the parameter value.
Shaded cells indicate the simplest improvement to noise or PSRR performance.

The noise-reduction capacitor (in conjunction with the noise-reduction resistor) forms a low-pass filter (LPF) that filters out the noise from the reference before being gained up with the error amplifier, which minimizes the output voltage noise floor. The LPF is a single-pole filter, and the cutoff frequency can be calculated with Equation 10. The typical value of RNR/SS is 250 kΩ. The effect of the CNR/SS capacitor increases when VOUT(nom) increases because the noise from the reference is gained up when the output voltage increases. For low-noise applications, TI recommends a 10-nF to 10-µF CNR/SS.

Equation 10. TPS7A85A equation_07_sbvs313.gif

The feed-forward capacitor reduces output voltage noise by filtering out the mid-band frequency noise. The feed-forward capacitor can be optimized by placing a pole-zero pair near the edge of the loop bandwidth and pushing out the loop bandwidth, which improves mid-band PSRR.

A larger COUT or multiple output capacitors reduces high-frequency output voltage noise and PSRR by reducing the high-frequency output impedance of the power supply.

Additionally, a higher input voltage improves the noise and PSRR because greater headroom is provided for the internal circuits. However, a high power dissipation across the die increases the output noise because of the increase in junction temperature.

Good PCB layout improves the PSRR and noise performance by providing heat sinking at low frequencies and isolating VOUT at high frequencies.

Table 11 lists the output voltage noise for the 10-Hz to 100-kHz band at a 5-V output for a variety of conditions with an input voltage of 5.5 V and a load current of 4 A. The 5-V output is selected as a worst-case nominal operation for output voltage noise.

Table 11. Output Noise Voltage at a 5-V Output

OUTPUT VOLTAGE NOISE (µVRMS) CNR/SS (nF) CFF (nF) COUT (µF)
11.7 10 10 47 || 10 || 10
7.7 100 10 47 || 10 || 10
6 100 100 47 || 10 || 10
7.4 100 10 1000
5.8 100 100 1000

Charge Pump Noise

The device internal charge pump generates a minimal amount of noise, as shown in Figure 57.

Using a bias rail minimizes the internal charge-pump noise when the internal voltage is clamped, which reduces the overall output noise floor.

The high-frequency components of the output voltage noise density curve are filtered out in most applications by using 10-nF to 100-nF bypass capacitors close to the load. Using a ferrite bead between the LDO output and the load input capacitors forms a pi-filter, which further reduces the high-frequency noise contribution.

TPS7A85A Charge_Pump_Noise.gif Figure 57. Charge Pump Noise

Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, where output voltage regulation is maintained. There are two key transitions during a load transient response: the transition from a light to a heavy load and the transition from a heavy to a light load. The regions shown in Figure 58 are further described in this section and are listed in Table 12. Regions A, E, and H are where the output voltage is in steady-state.

TPS7A85A ai_load_trans_region_sbvs281.gif Figure 58. Load Transient Waveform

Table 12. Load Transient Waveform Description

REGION DESCRIPTION COMMENT
A Regulation Regulation
B Output current ramping Initial voltage dip is a result of the depletion of the output capacitor charge.
C LDO responding to transient Recovery from the dip results from the LDO increasing its sourcing current, and leads to output voltage regulation.
D Reaching thermal equilibrium At high load currents the LDO takes some time to heat up. During this time the output voltage changes slightly.
E Regulation Regulation
F Output current ramping Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase.
G LDO responding to transient Recovery from the rise results from the LDO decreasing its sourcing current in combination with the load discharging the output capacitor.
H Regulation Regulation

The transient response peaks (VOUT(max) and VOUT(min)) are improved by using more output capacitance; however, using more output capacitance slows down the recovery time (Wrise and Wfall). Figure 59 shows these parameters during a load transient with a given pulse duration (PW) and current levels (IOUT(LO) and IOUT(HI)).

TPS7A85A ai_load_trans_simp_sbvs291.gif Figure 59. Simplified Load Transient Waveform

DC Performance

Output Voltage Accuracy (VOUT)

The device features an output voltage accuracy of 0.75% maximum with BIAS that includes the errors introduced by the internal reference, load regulation, line regulation, and operating temperature as shown in the . Output voltage accuracy specifies minimum and maximum output voltage error relative to the expected nominal output voltage stated as a percent.

Dropout Voltage (VDO)

Generally, the dropout voltage refers to the minimum voltage difference between the input and output voltage (VDO = VIN – VOUT) that is required for regulation. When VIN drops below the required VDO for the given load current, the device functions as a resistive switch and does not regulate output voltage. Dropout voltage is proportional to the output current because the device is operating as a resistive switch, as shown in Figure 60.

TPS7A85A ai_dropout_sbvs291.gif Figure 60. Dropout Voltage versus Output Current

Dropout voltage is affected by the drive strength for the gate of the pass element, which is nonlinear with respect to VIN on this device because of the internal charge pump. Dropout voltage increases exponentially when the input voltage approaches the maximum operating voltage.

Behavior When Transitioning From Dropout Into Regulation

Some applications can have transients that place the LDO into dropout, such as slower ramps on VIN for start-up or load transients. As with many other LDOs, the output can overshoot on recovery from these conditions.

A ramping input supply can cause an LDO to overshoot on start-up when the slew rate and voltage levels are in the right range, as shown in Figure 61. This condition is simply avoided by using an enable signal or by increasing the soft-start time with CSS/NR.

TPS7A85A ai_startup_dropout_sbvs291.gif Figure 61. Start-Up Into Dropout

Sequencing Requirements

There is no sequencing requirement between the BIAS, IN, and EN pins in the TPS7A85A.

Negatively Biased Output

The TPS7A85A output can be negatively biased to the absolute maximum rating without effecting start-up condition.

Reverse Current

As with most LDOs, excessive reverse current can damage this device.

Reverse current is current that flows through the body diode on the pass element instead of the normal conducting channel. This current flow, at high enough magnitudes, degrades long-term reliability of the device resulting from risks of electromigration and excess heat being dissipated across the device. If the current flow gets high enough, a latch-up condition can be entered.

This section outlines conditions where excessive current can occur, all of which can exceed the absolute maximum rating of VOUT > VIN + 0.3 V:

  • If the device has a large COUT and the input supply collapses quickly with little or no load current,
  • The output is biased when the input supply is not established, or
  • The output is biased above the input supply.
If excessive reverse current flow is expected in the application, then external protection must be used to protect the device. Figure 62 shows one approach of protecting the device.

TPS7A85A ai_reverse_current_soln_sbvs291.gif Figure 62. Example Circuit for Reverse Current Protection Using a Schottky Diode

Power Dissipation (PD)

Circuit reliability demands that proper consideration is given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. PD can be approximated using Equation 11:

Equation 11. TPS7A85A equation_08_sbvs313.gif

Power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. The minimum input to output voltage differential is obtained by properly selecting the system voltage rails. The low dropout of the device allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As a result, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature (TJ) for the device. Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance (RθJA) of the combined PCB, device package, and the temperature of the ambient air (TA), according to Equation 12. The equation is rearranged for output current in Equation 13.

Equation 12. TPS7A85A equation_09_sbvs313.gif
Equation 13. TPS7A85A equation_10_sbvs313.gif

Unfortunately, this thermal resistance (RθJA) is highly dependent on the heat-spreading capability built into the particular PCB design, which varies according to the total copper area, copper weight, and location of the planes. The RθJA recorded in the v table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout, RθJA is the sum of the VQFN package junction-to-case (bottom) thermal resistance (RθJCbot) plus the thermal resistance contribution by the PCB copper.

Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not referencing thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics (ΨJT and ΨJB) are shown in and are used in accordance with Equation 14.

Equation 14. TPS7A85A q_wjt-wjb_bvs204.gif

where

  • PD is the power dissipated as explained in
  • TT is the temperature at the center-top of the device package, and
  • TB is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

Recommended Area for Continuous Operation (RACO)

The operational area of an LDO is limited by the dropout voltage, output current, junction temperature, and input voltage. The recommended area for continuous operation for a linear regulator can be separated into the following parts, as shown in Figure 63:

  • Limited by dropout: Dropout voltage limits the minimum differential voltage between the input and the output (VIN – VOUT) at a given output current level; see Dropout Voltage (VDO) for more details.
  • Limited by rated output current: The rated output current limits the maximum recommended output current level. Exceeding this rating causes the device to fall out of specification.
  • Limited by thermals: The shape of the slope is calculated by Equation 14. The slope is nonlinear because the junction temperature of the LDO is controlled by the power dissipation across the LDO. As a result, when VIN – VOUT increases, the output current must decrease to ensure that the rated junction temperature of the device is not exceeded. Exceeding this rating can cause the device to fall out of specifications and reduces long-term reliability.
  • Limited by VIN range: The rated input voltage range governs both the minimum and maximum of VIN – VOUT.

TPS7A85A ai_soa_curve_explanation_sbvs291.gif Figure 63. Continuous Operation Slope Region Description

Figure 64 to Figure 69 show the recommended area of operation curves for this device on a JEDEC-standard, high-K board with a RθJA = 43.4°C/W, as shown in .

TPS7A85A fig59_RACO_SVBS313.gif Figure 64. Recommended Area for Continuous Operation for VOUT = 0.9 V
TPS7A85A fig61_RACO_SVBS313.gif Figure 66. Recommended Area for Continuous Operation for VOUT = 1.8 V
TPS7A85A fig63_RACO_SVBS313.gif Figure 68. Recommended Area for Continuous Operation for VOUT = 3.3 V
TPS7A85A fig60_RACO_SVBS313.gif Figure 65. Recommended Area for Continuous Operation for VOUT = 1.2 V
TPS7A85A fig62_RACO_SVBS313.gif Figure 67. Recommended Area for Continuous Operation for VOUT = 2.5 V
TPS7A85A fig64_RACO_SVBS313.gif Figure 69. Recommended Area for Continuous Operation for VOUT = 5 V

Typical Applications

Low-Input, Low-Output (LILO) Voltage Conditions

The TPS7A85A device uses the ANY-OUT configuration to regulate a 4-A load requiring good PSRR at high frequency with low-noise at 0.9 V using a 1.2-V input voltage and a 5-V bias supply. The schematic for this typical application circuit is shown in Figure 70.

TPS7A85A Typ_app_sch_sbvs313.gif Figure 70. TPS7A85A Typical Application

Design Requirements

For this design example, use the parameters listed in Table 13 as the input parameters.

Table 13. Design Parameters

PARAMETER DESIGN REQUIREMENT
Input voltage 1.4 V, ±3%, provided by the dc-dc converter switching at 500 kHz
Bias voltage 5 V, ±5%
Output voltage 0.9 V, ±1%
Output current 4 A (maximum), 100 mA (minimum)
RMS noise, 10 Hz to 100 kHz < 10 µVRMS
PSRR at 500 kHz > 40 dB
Start-up time < 25 ms

Detailed Design Procedure

At 4 A, the dropout of the TPS7A85A has 240-mV maximum dropout over temperature, and a result, a 400-mV headroom is sufficient for operation over input and output voltage accuracy. The bias rail is provided for better performance for the LILO conditions. The PSRR is greater than 40 dB in these conditions, and noise is less than 10 µVRMS, as listed in Table 13.

The ANY-OUT internal resistor network is used for maximum accuracy.

The 100mV pin is grounded to achieve 0.9 V on the output. The voltage value of 100 mV is added to the 0.8-V internal reference voltage for VOUT(nom) equal to 0.9 V, as shown in Equation 15.

Equation 15. TPS7A85A equation_05_sbvs313.gif

Input and output capacitors are selected in accordance with External Component Selection. Ceramic capacitances of 47 µF for the input and one 47-µF capacitor in parallel with two 10-µF capacitors for the output are selected.

To satisfy the required start-up time and still maintain low-noise performance, a 100-nF CNR/SS is selected. This value is calculated with Equation 16.

Equation 16. TPS7A85A equation_11_sbvs313.gif

At the 4-A maximum load, the internal power dissipation is 2 W and corresponds to a 7°C junction temperature rise for the RGR package on a standard JEDEC board. With an 55°C maximum ambient temperature, the junction temperature is at 62°C. To further minimize noise, a feed-forward capacitance (CFF) of 10 nF is selected.

Application Curves

TPS7A85A Load_trans_vs_Vout_with_Bias.gif Figure 71. Output Load Transient Response
TPS7A85A Startup_Vs_Cnr.gif Figure 72. Output Start-Up Response