SNLS420D July 2012 – July 2015 DS90UB913Q-Q1 , DS90UB914Q-Q1
Refer to the PDF data sheet for device specific package drawings
The DS90UB91xQ-Q1 chipset offers an FPD-Link III interface with a high-speed forward channel and a bidirectional control channel for data transmission over a single differential pair. The DS90UB91xQ-Q1 chipsets incorporate differential signaling on both the high-speed forward channel and bidirectional control channel data paths. The serializer and deserializer pair is targeted for connections between imagers and video processors in an electronic control unit (ECU). This chipset is ideally suited for driving video data that requires up to 12-bit pixel depth plus two synchronization signals along with bidirectional control channel bus.
There is a multiplexer at the deserializer to choose between two input imagers. The deserializer can have only one active input imager. The primary video transport converts 10- and 12-bit data over a single high-speed serial stream, along with a separate low latency bidirectional control channel transport that accepts control information from an I2C port and is independent of video blanking period.
|PART NUMBER||PACKAGE||BODY SIZE (NOM)|
|DS90UB913Q-Q1||WQFN (32)||5.00 mm × 5.00 mm|
|DS90UB914Q-Q1||WQFN (48)||7.00 mm × 7.00 mm|