DS90UB913Q/4Q 10-100MHz 10/12-Bit FPD-Link III SER/DES



Product details


Function Deserializer Input compatibility FPD-Link III LVDS Output compatibility LVCMOS Color depth (bpp) 12 Pixel clock min (MHz) 10 Pixel clock (Max) (MHz) 100 Throughput (Mbps) 1200 Rating Automotive Features 2:1 input multiplexer, CRC, I2C Config, 4 GPIO, Pattern Generation, Coax or STP Signal conditioning Adaptive Equalizer EMI reduction LVDS, SSCG, Staggered Outputs Diagnostics BIST Operating temperature range (C) -40 to 105 open-in-new Find other Camera SerDes

Package | Pins | Size

WQFN (RHS) 48 49 mm² 7 x 7 open-in-new Find other Camera SerDes


  • 10-MHz to 100-MHz Input Pixel Clock Support
  • Single Differential Pair Interconnect
  • Programmable Data Payload:
    • 10-bit Payload up to 100 MHz
    • 12-bit Payload up to 75 MHz
  • Continuous Low Latency Bidirectional Control
    Interface Channel With I2C Support at 400 kHz
  • 2:1 Multiplexer to Choose Between Two Input
  • Embedded Clock With DC-Balanced Coding to
    Support AC-Coupled Interconnects
  • Capable of Driving up to 25 Meters Shielded
  • Receive Equalizer Automatically Adapts for
    Changes in Cable Loss
  • Four Dedicated General-Purpose Input/Output
    Pins (GPIO) Available on Both Serializer and
  • LOCK Output Reporting Pin and AT-SPEED BIST
    Diagnosis Feature to Validate Link Integrity
  • 1.8-V, 2.8-V or 3.3-V Compatible Parallel Inputs
    on Serializer
  • Single Power Supply at 1.8 V
  • ISO 10605 and IEC 61000-4-2 ESD Compliant
  • Automotive-Grade Product: AEC-Q100 Grade 2
  • Temperature Range −40°C to +105°C
  • Small Serializer Footprint (5 mm × 5 mm)
  • EMI/EMC Mitigation on Deserializer
    • Programmable Spread Spectrum (SSCG)
    • Receiver Staggered Outputs
open-in-new Find other Camera SerDes


The DS90UB91xQ-Q1 chipset offers an FPD-Link III interface with a high-speed forward channel and a bidirectional control channel for data transmission over a single differential pair. The DS90UB91xQ-Q1 chipsets incorporate differential signaling on both the high-speed forward channel and bidirectional control channel data paths. The serializer and deserializer pair is targeted for connections between imagers and video processors in an electronic control unit (ECU). This chipset is ideally suited for driving video data that requires up to 12-bit pixel depth plus two synchronization signals along with bidirectional control channel bus.

There is a multiplexer at the deserializer to choose between two input imagers. The deserializer can have only one active input imager. The primary video transport converts 10- and 12-bit data over a single high-speed serial stream, along with a separate low latency bidirectional control channel transport that accepts control information from an I2C port and is independent of video blanking period.

Using TI’s embedded-clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical bidirectional control channel information in both directions. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing paths, which reduces PCB layers, cable width, connector size and pins. In addition, the deserializer inputs provide adaptive equalization to compensate for loss from the media over longer distances. Internal DC-balanced encoding and decoding is used to support AC-coupled interconnects. The Serializer is offered in a 32-pin WQFN package and the deserializer is offered in a 48-pin WQFN package.

open-in-new Find other Camera SerDes

Technical documentation

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Software development

SNLC048D.ZIP (24784 KB)
Analog Launchpad software
ALP The Analog Launchpad (ALP) software is an interactive graphical user interface (GUI) software platform to evaluate TI FPD-Link™ serializers and deserializers (SerDes). The ALP software enables device- and system-level evaluation with powerful built-in features, including:
  • Local and remote device (...)

Design tools & simulation

SNLM123.ZIP (147 KB) - IBIS Model
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide

CAD/CAE symbols

Package Pins Download
WQFN (RHS) 48 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​


Related videos