SLUSA78C July   2010  – July 2015

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Device Comparison Table
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Automatic Internal Soft-Start Charger Current
      2. 8.3.2 High-Accuracy Current-Sense Amplifier
      3. 8.3.3 Charge Timeout
      4. 8.3.4 Input Overcurrent Protection (ACOC)
      5. 8.3.5 Charge Overcurrent Protection (CHGOCP)
      6. 8.3.6 Battery Overvoltage Protection (BATOVP)
      7. 8.3.7 Battery Shorted to Ground (BATLOWV)
      8. 8.3.8 Thermal Shutdown Protection (TSHUT)
    4. 8.4 Device Functional Modes
      1. 8.4.1 Enable and Disable Charging
      2. 8.4.2 Continuous Conduction Mode (CCM)
      3. 8.4.3 Discontinuous Conduction Mode (DCM)
    5. 8.5 Programming
      1. 8.5.1  SMBus Interface
      2. 8.5.2  Battery-Charger Commands
      3. 8.5.3  Setting Charger Options
      4. 8.5.4  Setting the Charge Current
      5. 8.5.5  Setting the Charge Voltage
      6. 8.5.6  Setting Input Current
      7. 8.5.7  Adapter Detect and ACOK Output
      8. 8.5.8  Converter Operation
      9. 8.5.9  EMI Switching Frequency Adjust
      10. 8.5.10 Inductor Short, MOSFET Short Protection
      11. 8.5.11 Independent Comparator
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Negative Output Voltage Protection
        2. 9.2.2.2 Inductor Selection
        3. 9.2.2.3 Input Capacitor
        4. 9.2.2.4 Output Capacitor
        5. 9.2.2.5 Power MOSFETs Selection
        6. 9.2.2.6 Input Filter Design
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 IC Design Guideline
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Third-Party Products Disclaimer
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Related Links
    4. 12.4 Community Resources
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The bq24707x is a high-efficiency, synchronous, NVDC-1 battery charge controller, offering low component count for space-constrained, multi-chemistry battery charging applications. The bq24707EVM-558 evaluation module (EVM) is a complete charger module for evaluating the bq24707. The application curves were taken using the bq24707AEVM-558. Refer to the EVM user's guide (SLUU445) for EVM information.

9.2 Typical Application

bq24707 bq24707A sys_sch_A_lusa78.gif
Fs = 750 kHz, Iadpt = 4.096 A, Ichrg = 2.944 A, Ilim = 4 A, Vchrg = 12.592 V, 90-W adapter and 3S2P battery pack
See Negative Output Voltage Protection about negative output voltage protection for hard shorts on battery-to-ground or battery-reverse connection.
Figure 16. Typical System Schematic

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 8 as the input parameters.

Table 8. Design Parameters

DESIGN PARAMETER EXAMPLE VALUE
Input Voltage(1) 17.7 V < Adapter Voltage < 24 V
Input Current Limit (1) 3.2 A for 65-W adapter
Battery Charge Voltage(2) 12592 mV for 3-s battery
Battery Charge Current(2) 4096 mA for 3-s battery
Battery Discharge Current(2) 6144 mA for 3-s battery
(1) Refer to battery specification for settings.
(2) Refer to adapter specification for settings for Input Voltage and Input Current Limit.

9.2.2 Detailed Design Procedure

9.2.2.1 Negative Output Voltage Protection

Reversely insert the battery pack into the charger output during production or hard shorts on battery-to-ground will generate negative output voltage on SRP and SRN pin. IC internal electrostatic-discharge (ESD) diodes from GND pin to SRP or SRN pins and two anti-parallel (AP) diodes between SRP and SRN pins can be forward biased and negative current can pass through the ESD diodes and AP diodes when output has negative voltage. Insert two small resistors for SRP and SRN pins to limit the negative current level when output has negative voltage. Suggest resistor value is 10 Ω for SRP pin and 7 Ω to 8 Ω for SRN pin. After adding small resistors, the suggested precharge current is at least 192 mA for a 10-mΩ current sensing resistor.

9.2.2.2 Inductor Selection

The IC has three selectable fixed switching frequencies. Higher switching frequency allows the use of smaller inductor and capacitor values. Inductor saturation current should be higher than the charging current (ICHG) plus half the ripple current (IRIPPLE):

Equation 4. bq24707 bq24707A eq4_lusa79.gif

The inductor ripple current depends on input voltage (VIN), duty cycle (D = VOUT/VIN), switching frequency (fS), and inductance (L):

Equation 5. bq24707 bq24707A eq5_lusa79.gif

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. For example, the battery charging voltage range is from 9 V to 12.6 V for 3-cell battery pack. For 20-V adapter voltage, 10-V battery voltage gives the maximum inductor ripple current. Another example is 4-cell battery, the battery voltage range is from 12 V to 16.8 V, and 12-V battery voltage gives the maximum inductor ripple current.

Usually inductor ripple is designed in the range of (20-40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

The IC has charge undercurrent protection (UCP) by monitoring charging current-sensing resistor cycle-by-cycle. The typical cycle-by-cycle UCP threshold is 5-mV falling edge corresponding to 0.5-A falling edge for a 10-mΩ charging current-sensing resistor. When the average charging current is less than 125 mA for a 10-mΩ charging current-sensing resistor, the low-side MOSFET is off until BTST capacitor voltage needs to refresh charge. As a result, the converter relies on low-side MOSFET body diode for the inductor freewheeling current.

9.2.2.3 Input Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current occurs where the duty cycle is closest to 50% and can be estimated by Equation 6:

Equation 6. bq24707 bq24707A eq6_lusa79.gif

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high-side MOSFET and source of the low-side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. 25-V rating or higher capacitor is preferred for 19- to 20-V input voltage. 10- to 20-μF capacitance is suggested for typical of 3- to 4-A charging current.

Ceramic capacitors show a DC-bias effect. This effect reduces the effective capacitance when a DC-bias voltage is applied across a ceramic capacitor, as on the input capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high input voltages and small capacitor packages. See the manufacturer's data sheet about the performance with a DC bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value to get the required value at the operating point.

9.2.2.4 Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current is given:

Equation 7. bq24707 bq24707A eq7_lusa79.gif

The IC has internal loop compensator. To get good loop stability, the resonant frequency of the output inductor and output capacitor should be designed from 10 kHz to 20 kHz. The preferred ceramic capacitor is 25-V X7R or X5R for output capacitor. 10- to 20-μF capacitance is suggested for typical of 3- to 4-A charging current. Place capacitors after charging current-sensing resistor to get the best charge current regulation accuracy.

Ceramic capacitors show a DC-bias effect. This effect reduces the effective capacitance when a DC-bias voltage is applied across a ceramic capacitor, as on the output capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high output voltages and small capacitor packages. See the manufacturer's data sheet about the performance with a DC-bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value to get the required value at the operating point.

9.2.2.5 Power MOSFETs Selection

Two external N-channel MOSFETs are used for a synchronous switching battery charger. The gate drivers are internally integrated into the IC with 6 V of gate drive voltage. 30-V or higher voltage rating MOSFETs are preferred for 19- to 20-V input voltage.

Figure-of-merit (FOM) is usually used for selecting proper MOSFET based on a tradeoff between the conduction loss and switching loss. For top-side MOSFET, FOM is defined as the product of the ON-resistance of the MOSFET, RDS(ON), and the gate-to-drain charge, QGD. For bottom-side MOSFET, FOM is defined as the product of the ON-resistance of the MOSFET, RDS(ON), and the total gate charge, QG.

Equation 8. FOMtop = RDS(on) x QGD; FOMbottom = RDS(on) x QG

The lower the FOM value, the lower the total power loss. Usually lower RDS(ON) has higher cost with the same package size.

The top-side MOSFET loss includes conduction loss and switching loss. The loss is a function of duty cycle (D=VOUT/VIN), charging current (ICHG), MOSFET's ON-resistance ®DS(ON)), input voltage (VIN), switching frequency (fS), turnon time (ton), and turnoff time (toff):

Equation 9. bq24707 bq24707A eq9_lusa79.gif

The first item represents the conduction loss. Usually MOSFET RDS(ON) increases by 50% with 100°C junction temperature rise. The second term represents the switching loss. The MOSFET turnon and turnoff times are given by:

Equation 10. bq24707 bq24707A eq10_lusa79.gif

where

  • Qsw is the switching charge.
  • Ion is the turnon gate driving current.
  • Ioff is the turnoff gate driving current.

If the switching charge is not given in MOSFET data sheet, it can be estimated by gate-to-drain charge (QGD) and gate-to-source charge (QGS):

Equation 11. bq24707 bq24707A eq11_lusa79.gif

Gate driving current can be estimated by REGN voltage (VREGN), MOSFET plateau voltage (Vplt), total turnon gate resistance (Ron) and turnoff gate resistance (Roff) of the gate driver:

Equation 12. bq24707 bq24707A eq12_lusa79.gif

The conduction loss of the bottom-side MOSFET is calculated with the following equation when it operates in synchronous continuous conduction mode:

Equation 13. bq24707 bq24707A eq13_lusa78.gif

When charger operates in nonsynchronous mode, the bottom-side MOSFET is off. As a result all the freewheeling current goes through the body-diode of the bottom-side MOSFET. The body diode power loss depends on its forward voltage drop (VF), nonsynchronous mode charging current (INONSYNC), and duty cycle (D).

Equation 14. PD = VF x INONSYNC x (1 - D)

The maximum charging current in nonsynchronous mode can be up to 0.25 A for a 10-mΩ charging current-sensing resistor or 0.5 A if battery voltage is less than 2.5 V. The minimum duty cycle happens at lowest battery voltage. Choose the bottom-side MOSFET with either an internal Schottky or body diode capable of carrying the maximum nonsynchronous mode charging current.

9.2.2.6 Input Filter Design

During adapter hot plug-in, the parasitic inductance and input capacitor from the adapter cable form a second-order system. The voltage spike at VCC pin maybe beyond IC maximum voltage rating and damage IC. The input filter must be carefully designed and tested to prevent overvoltage event on VCC pin.

There are several methods to damping or limit the over voltage spike during adapter hot plug-in. An electrolytic capacitor with high ESR as an input capacitor can damp the over voltage spike well below the IC maximum pin voltage rating. A high current capability TVS Zener diode can also limit the overvoltage level to an IC safe level. However these two solutions may not have low cost or small size.

A cost-effective and small-size solution is shown in Figure 17. The R1 and C1 are composed of a damping RC network to damp the hot plug-in oscillation. As a result, the overvoltage spike is limited to a safe level. D1 is used for reverse-voltage protection for VCC pin. C2 is the VCC pin decoupling capacitor and it should be placed as close as possible to the VCC pin. C2 value should be less than C1 value so R1 can dominant the equivalent ESR value to get enough damping effect. R2 is used to limit inrush current of D1 to prevent D1 getting damage when adapter hot plug-in. R2 and C2 should have a 10-µs time constant to limit the dv/dt on VCC pin to reduce inrush current when adapter hot plug in. R1 has high inrush current. R1 package must be sized enough to handle inrush current power loss according to resistor manufacturer’s data sheet. The filter components value always need to be verified with real application and minor adjustments may need to fit in the real application circuit.

bq24707 bq24707A input_flt_lusa79.gifFigure 17. Input Filter

Table 9. Component List for Typical System Circuit of Figure 16

PART DESIGNATOR QTY DESCRIPTION
C1, C2, C3, C13, C14 5 Capacitor, Ceramic, 0.1 µF, 25 V, 10%, X7R, 0603
C4 1 Capacitor, Ceramic, 100 pF, 25 V, 10%, X7R, 0603
C5, C6 2 Capacitor, Ceramic, 1 µF, 25 V, 10%, X7R, 0603
C7 1 Capacitor, Ceramic, 0.047 µF, 25 V, 10%, X7R, 0603
C8, C9, C10, C11 4 Capacitor, Ceramic, 10 µF, 25 V, 10%, X7R, 1206
Ci 1 Capacitor, Ceramic, 2.2 µF, 25 V, 10%, X7R, 1210
Csys 1 Capacitor, Electrolytic, 220 µF, 25 V
D1 1 Diode, Schottky, 30 V, 200 mA, SOT-23, Fairchild, BAT54
D2 1 Diode, Schottky, 40 V, 120 mA, SOD-323, NXP, RB751V40
Q1, Q2, Q5 3 P-channel MOSFET, –30 V, –9.4 A, SO-8, Vishay Siliconix, Si4435DDY
Q3, Q4 2 N-channel MOSFET, 30 V, 12 A, PowerPAK 1212-8, Vishay Siliconix, SiS412DN
L1 1 Inductor, SMT, 4.7 µH, 5.5 A, Vishay Dale, IHLP2525CZER4R7M01
R1 1 Resistor, Chip, 430 kΩ, 1/10 W, 1%, 0603
R2 1 Resistor, Chip, 66.5 kΩ, 1/10 W, 1%, 0603
R3, R4, R5, R6, R10 5 Resistor, Chip, 10 kΩ, 1/10 W, 1%, 0603
R7 1 Resistor, Chip, 316 kΩ, 1/10 W, 1%, 0603
R8, R12 2 Resistor, Chip, 100 kΩ, 1/10 W, 1%, 0603
R9 1 Resistor, Chip, 10 Ω, 1/4 W, 1%, 1206
R11 1 Resistor, Chip, 39.2 kΩ, 1/10 W, 1%, 0603
R13 1 Resistor, Chip, 3.01 MΩ, 1/10 W, 1%, 0603
R14 1 Resistor, Chip, 10 Ω, 1/10 W, 5%, 0603
R15 1 Resistor, Chip, 7.5 Ω, 1/10 W, 5%, 0603
RAC, RSR 2 Resistor, Chip, 0.01 Ω, 1/2 W, 1%, 1206
Ri 1 Resistor, Chip, 2 Ω, 1/2 W, 1%, 1210
U1 1 Charger controller, 20-pin VQFN, TI, bq24707RGR or bq24707ARGR

9.2.3 Application Curves

bq24707 bq24707A tc9_lusa78.gif
CH1: PHASE, 20 V/div; CH2: battery voltage, 5 V/div; CH3: LODRV, 10 V/div; CH4: inductor current, 2 A/div, 400 µs/div
Figure 18. Battery Insertion
bq24707 bq24707A tc12_lusa78.gif
Figure 19. Efficiency vs Output Current