SLUSCD6 April   2016

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Device Comparison Table
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
    8. 7.8 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Input Overvoltage Protection
      2. 8.3.2 Undervoltage Lockout (UVLO)
      3. 8.3.3 External NTC Monitoring (TS)
      4. 8.3.4 50-mA LDO (LDO)
      5. 8.3.5 Charge Status Indicator (CHG)
      6. 8.3.6 Input Current Limit Control (EN)
    4. 8.4 Device Functional Modes
      1. 8.4.1 Charging Operation
        1. 8.4.1.1 Charger Operation with Minimum System Voltage Mode Enabled
        2. 8.4.1.2 Precharge Mode (V(BAT) ≤ V(LOWV))
        3. 8.4.1.3 Fast Charge Mode
      2. 8.4.2 Programmable Input Current Limit (ISET)
      3. 8.4.3 Sleep Mode
      4. 8.4.4 Thermal Regulation and Thermal Shutdown
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Selection of Input and Output Capacitors
        2. 9.2.2.2 Thermal Considerations
      3. 9.2.3 Application Curves
    3. 9.3 System Examples
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Community Resources
    2. 12.2 Trademarks
    3. 12.3 Electrostatic Discharge Caution
    4. 12.4 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ(パッケージ|ピン)
  • DQC|10
サーマルパッド・メカニカル・データ
発注情報

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The typical application circuit uses a single output which charges the battery and powers the system. Additionally a 50-mA LDO can supply a low power external circuit.

The bq25071EVM-658 evaluation module (EVM) is a complete charger module for evaluating the bq25071-Q1. Refer to SLUUB49.

9.2 Typical Application

bq25071-Q1 app_sch_sluscd6.gif Figure 11. bq25071-Q1 Typical Application Circuit

9.2.1 Design Requirements

Table 2. Design Parameters

PARAMETER EXAMPLE VALUE
Input supply range 5 V ±5%
Output voltage range 3.5 V
Output current rating 1000 mA

9.2.2 Detailed Design Procedure

9.2.2.1 Selection of Input and Output Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor on the input power pin. For normal charging applications, a 0.1 μF ceramic capacitor, placed in close proximity to the IN pin and GND pad works best. In some applications, depending on the power supply characteristics and cable length, it may be necessary to increase the input filter capacitor to avoid exceeding the OVP voltage threshold during adapter hot plug events where the ringing exceeds the deglitch time.

The charger in the bq25071-Q1 requires a capacitor from OUT to GND for loop stability. Connect a 1 μF ceramic capacitor from OUT to GND close to the pins for best results. More output capacitance may be required to minimize the output drop during large load transients.

The LDO also requires an output capacitor for loop stability. Connect a 0.1 μF ceramic capacitor from LDO to GND close to the pins. For improved transient response, this capacitor may be increased.

9.2.2.2 Thermal Considerations

The bq25071-Q1 is packaged in a thermally enhanced QFN package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled: QFN/SON PCB Attachment Application Note (SLUA271).

The most common measure of package thermal performance is thermal impedance (θJA) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for θJA is:

Where:

Equation 5. bq25071-Q1 EQ4_Tja_lusa66.gif

TJ = chip junction temperature
TA = ambient temperature
PD = device power dissipation

Factors that can greatly influence the measurement and calculation of θJA include:

  • Whether or not the device is board mounted
  • Trace size, composition, thickness, and geometry
  • Orientation of the device (horizontal or vertical)
  • Volume of the ambient air surrounding the device under test and airflow
  • Whether other surfaces are in close proximity to the device being tested

The device power dissipation, PD, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged:

PD = (VIN – VOUT) × IOUT

Due to the charge profile of LiFePO4 batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See the charging profile, Figure 10. If the board thermal design is not adequate the programmed fast charge rate current may not be achieved under maximum input voltage and minimum battery voltage, as the thermal loop can be active, effectively reducing the charge current to avoid excessive IC junction temperature.

9.2.3 Application Curves

bq25071-Q1 G001_LUSbk6.gif
V(CTRL) = 0 V
Figure 12. Adapter Plug-In With Battery Connected
bq25071-Q1 G003_LUSbk6.gif
Figure 14. Charger Disable Using EN
bq25071-Q1 G002_LUSbk6.gif
Figure 13. Charger Enable Using EN
bq25071-Q1 G005_LUSBK6.gif
VIN = 5 V to 12 V
Figure 15. OVP Fault

9.3 System Examples

bq25071-Q1 app_cir_sluscd6.gif Figure 16. Schematic