JAJSL33A june   2020  – january 2021 BQ25731

PRODUCTION DATA  

  1.   1
  2. 特長
  3. アプリケーション
  4. 概要
  5. Revision History
  6. Description (continued)
  7. Device Comparison Table
  8. Pin Configuration and Functions
  9. Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics(BQ25731)
    6. 8.6 Timing Requirements
    7. 8.7 Typical Characteristics
  10. Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1  Power-Up Sequence
      2. 9.3.2  Two-Level Battery Discharge Current Limit
      3. 9.3.3  Fast Role Swap Feature
      4. 9.3.4  CHRG_OK Indicator
      5. 9.3.5  Input and Charge Current Sensing
      6. 9.3.6  Input Voltage and Current Limit Setup
      7. 9.3.7  Battery Cell Configuration
      8. 9.3.8  Device HIZ State
      9. 9.3.9  USB On-The-Go (OTG)
      10. 9.3.10 Converter Operation
      11. 9.3.11 Inductance Detection Through IADPT Pin
      12. 9.3.12 Converter Compensation
      13. 9.3.13 Continuous Conduction Mode (CCM)
      14. 9.3.14 Pulse Frequency Modulation (PFM)
      15. 9.3.15 Switching Frequency and Dithering Feature
      16. 9.3.16 Current and Power Monitor
        1. 9.3.16.1 High-Accuracy Current Sense Amplifier (IADPT and IBAT)
        2. 9.3.16.2 High-Accuracy Power Sense Amplifier (PSYS)
      17. 9.3.17 Input Source Dynamic Power Management
      18. 9.3.18 Input Current Optimizer (ICO)
      19. 9.3.19 Two-Level Adapter Current Limit (Peak Power Mode)
      20. 9.3.20 Processor Hot Indication
        1. 9.3.20.1 PROCHOT During Low Power Mode
        2. 9.3.20.2 PROCHOT Status
      21. 9.3.21 Device Protection
        1. 9.3.21.1 Watchdog Timer
        2. 9.3.21.2 Input Overvoltage Protection (ACOV)
        3. 9.3.21.3 Input Overcurrent Protection (ACOC)
        4. 9.3.21.4 System Overvoltage Protection (SYSOVP)
        5. 9.3.21.5 Battery Overvoltage Protection (BATOVP)
        6. 9.3.21.6 Battery Discharge Overcurrent Protection (BATOC)
        7. 9.3.21.7 Battery Short Protection (BATSP)
        8. 9.3.21.8 System Undervoltage Lockout (VSYS_UVP)
        9. 9.3.21.9 Thermal Shutdown (TSHUT)
    4. 9.4 Device Functional Modes
      1. 9.4.1 Forward Mode
      2. 9.4.2 USB On-The-Go
      3. 9.4.3 Pass Through Mode (PTM)-Patented Technology
    5. 9.5 Programming
      1. 9.5.1 I2C Serial Interface
        1. 9.5.1.1 Timing Diagrams
        2. 9.5.1.2 Data Validity
        3. 9.5.1.3 START and STOP Conditions
        4. 9.5.1.4 Byte Format
        5. 9.5.1.5 Acknowledge (ACK) and Not Acknowledge (NACK)
        6. 9.5.1.6 Target Address and Data Direction Bit
        7. 9.5.1.7 Single Read and Write
        8. 9.5.1.8 Multi-Read and Multi-Write
        9. 9.5.1.9 Write 2-Byte I2C Commands
    6. 9.6 Register Map
      1. 9.6.1  ChargeOption0 Register (I2C address = 01/00h) [reset = E70Eh]
      2. 9.6.2  ChargeCurrent Register (I2C address = 03/02h) [reset = 0080h]
        1. 9.6.2.1 Battery Low Voltage Current Clamp
      3. 9.6.3  ChargeVoltage Register (I2C address = 05/04h) [reset value based on CELL_BATPRESZ pin setting]
      4. 9.6.4  ChargerStatus Register (I2C address = 21/20h) [reset = 0000h]
      5. 9.6.5  ProchotStatus Register (I2C address = 23/22h) [reset = B800h]
      6. 9.6.6  IIN_DPM Register (I2C address = 25/24h) [reset = 4100h]
      7. 9.6.7  ADCVBUS/PSYS Register (I2C address = 27/26h)
      8. 9.6.8  ADCIBAT Register (I2C address = 29/28h)
      9. 9.6.9  ADCIIN/CMPIN Register (I2C address = 2B/2Ah)
      10. 9.6.10 ADCVSYS/VBAT Register (I2C address = 2D/2Ch)
      11. 9.6.11 ChargeOption1 Register (I2C address = 31/30h) [reset = 3F00h]
      12. 9.6.12 ChargeOption2 Register (I2C address = 33/32h) [reset = 00B7]
      13. 9.6.13 ChargeOption3 Register (I2C address = 35/34h) [reset = 0434h]
      14. 9.6.14 ProchotOption0 Register (I2C address = 37/36h) [reset = 4A81h(2S~5s) 4A09(1S)]
      15. 9.6.15 ProchotOption1 Register (I2C address = 39/38h) [reset = 41A0h]
      16. 9.6.16 ADCOption Register (I2C address = 3B/3Ah) [reset = 2000h]
      17. 9.6.17 ChargeOption4 Register (I2C address = 3D/3Ch) [reset = 0048h]
      18. 9.6.18 Vmin Active Protection Register (I2C address = 3F/3Eh) [reset = 006Ch(2s~5s)/0004h(1S)]
      19. 9.6.19 OTGVoltage Register (I2C address = 07/06h) [reset = 09C4h]
      20. 9.6.20 OTGCurrent Register (I2C address = 09/08h) [reset = 3C00h]
      21. 9.6.21 InputVoltage(VINDPM) Register (I2C address = 0B/0Ah) [reset =VBUS-1.28V]
      22. 9.6.22 IIN_HOST Register (I2C address = 0F/0Eh) [reset = 2000h]
      23. 9.6.23 ID Registers
        1. 9.6.23.1 ManufactureID Register (I2C address = 2Eh) [reset = 40h]
        2. 9.6.23.2 Device ID (DeviceAddress) Register (I2C address = 2Fh) [reset = D6h]
  11. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
        1. 10.2.2.1 Input Snubber and Filter for Voltage Spike Damping
        2. 10.2.2.2 ACP-ACN Input Filter
        3. 10.2.2.3 Inductor Selection
        4. 10.2.2.4 Input Capacitor
        5. 10.2.2.5 Output Capacitor
        6. 10.2.2.6 Power MOSFETs Selection
      3. 10.2.3 Application Curves
  12. 11Power Supply Recommendations
  13. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
      1. 12.2.1 Layout Example Reference Top View
      2. 12.2.2 Inner Layer Layout and Routing Example
  14. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 サード・パーティ製品に関する免責事項
    2. 13.2 Documentation Support
      1. 13.2.1 Related Documentation
    3. 13.3 サポート・リソース
    4. 13.4 Trademarks
    5. 13.5 静電気放電に関する注意事項
    6. 13.6 用語集
  15. 14Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Electrical Characteristics(BQ25731)

VVBUS_UVLOZ < VVBUS < VVBUSOV_FALL , TJ = -40°C to +125°C, and TJ = 25°C for typical values (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VINPUT_OP Input voltage operating range 3.5 26 V
CHARGE VOLTAGE REGULATION
VBAT_RNG Battery voltage regulation 1.024 23.00 V
VBAT_REG_ACC Battery voltage regulation accuracy (0°C to 85°C) REG0x05/04() = 0x5208H 21 V
–0.5% 0.5%
VBAT_REG_ACC Battery voltage regulation accuracy (0°C to 85°C) REG0x05/04() = 0x41A0H 16.8 V
–0.5% 0.5%
REG0x05/04() = 0x3138H 12.6 V
–0.5% 0.5%
REG0x05/04() = 0x20D0H 8.4 V
–0.6% 0.6%
REG0x05/04() = 0x1068H 4.2 V
–1.1% 1.45%
CHARGE CURRENT REGULATION IN FAST CHARGE
VIREG_CHG_RNG Charge current regulation differential voltage range VIREG_CHG = VSRP – VSRN 0 81.28 mV
ICHRG_REG_ACC Charge current regulation accuracy 5-mΩ RSR sensing resistor, VBAT above VSYS_MIN(0°C to 85°C) REG0x03/02() = 0x1000H 8192 mA
–3.0% 3.0%
REG0x03/02() = 0x0800H 4096 mA
–5.0% 6.0%
REG0x03/02() = 0x0400H 2048 mA
–12% 13.5%
REG0x03/02() = 0x0200H 1024 mA
–18% 21.5%
CHARGE CURRENT REGULATION IN LOW BATTERY VOLTAGE
ICLAMP current clamp under low battery voltage CELL(≥2 S),VSRN < VSYS_MIN 384 mA
CELL 1 S, VSRN < 3 V 384 mA
CELL 1 S, 3 V < VSRN < 3.6V 2 A
ILEAK_SRP_SRN SRP, SRN leakage current mismatch (0°C to 85°C) –13.5 10.0 µA
INPUT CURRENT REGULATION
VIREG_DPM_RNG Input current regulation differential voltage range with 10-mΩ RAC sensing resistor VIREG_DPM = VACP – VACN 0.5 64 mV
IIIN_DPM_REG_ACC Input current regulation accuracy (-40°C to 105°C) with 5-mΩ RAC sensing resistor REG0x0F/0E() = 0x4E00H 7600 7800 8000 mA
REG0x0F/0E() = 0x3A00H 5600 5800 6000 mA
REG0x0F/0E() = 0x1C00H 2600 2800 3000 mA
REG0x0F/0E() = 0x0800H 600 800 1000 mA
ILEAK_ACP_ACN ACP, ACN leakage current mismatch –16 10 µA
VIREG_DPM_RNG_ILIM Voltage range for input current regulation (ILIM_HIZ Pin) 1.15 4 V
IIIN_DPM_REG_ACC_ILIM Input Current Regulation Accuracy on ILIM_HIZ pin VILIM_HIZ = 1 V + 40 × IDPM × RAC, with 5-mΩ RAC sensing resistor VILIM_HIZ = 2.6 V 7600 8000 8400 mA
VILIM_HIZ = 2.2 V 5600 6000 6400 mA
VILIM_HIZ = 1.6 V 2600 3000 3400 mA
VILIM_HIZ = 1.2 V 600 1000 1400 mA
ILEAK_ILIM ILIM_HIZ pin leakage current –1 1 µA
INPUT VOLTAGE REGULATION
VDPM_RNG Input voltage regulation range Voltage on VBUS 3.2 19.52 V
VDPM_REG_ACC Input voltage regulation accuracy REG0x0B/0A()=0x3C80H 18688 mV
–3.5% 2%
REG0x0B/0A()=0x1E00H 10880 mV
–4.5% 3%
REG0x0B/0A()=0x0500H 4480 mV
–8% 5.5%
OTG CURRENT REGULATION
VIOTG_REG_RNG OTG output current regulation differential voltage range VIOTG_REG = VACP – VACN 0 81.28 mV
IOTG_ACC OTG output current regulation accuracy with 100-mA LSB and 5-mΩ ACP/ACN series resistor REG0x09/08() = 0x3C00H 5600 6000 6400 mA
REG0x09/08() = 0x1E00H 2600 3000 3400 mA
REG0x09/08() = 0x0A00H 600 1000 1400 mA
OTG VOLTAGE REGULATION
VOTG_REG_RNG OTG voltage regulation range(OOA disabled) Voltage on VBUS 3 24.00 V
VOTG_REG_ACC OTG voltage regulation accuracy(OOA disabled) REG0x07/06()=0x2CECH 23.00 V
–2% 2%
REG0x07/06()=0x1770H 12.00 V
–2% 2%
REG0x07/06()=0x09C4H 5.00 V
–4% 3.5%
REGN REGULATOR
VREGN_REG REGN regulator voltage (0 mA – 60 mA) VVBUS = 10 V 5.7 6 6.3 V
VDROPOUT REGN voltage in drop out mode VVBUS = 5 V, ILOAD = 20 mA 3.8 4.3 4.6 V
IREGN_LIM REGN current limit when converter is enabled VVBUS = 10 V, force VREGN =4 V 50 65 mA
QUIESCENT CURRENT
IBAT__ON System powered by battery. . ISRN + ISRP + ISW2 + IBTST2 + ISW1 + IBTST1 + IACP + IACN + IVBUS + IVSYS VBAT = 18 V, REG0x01[7] = 1,REG0x31[6] = 0b, in low-power mode, Disable PSYS 22 45 µA
VBAT = 18 V, REG0x01[7] = 1, REG0x31[6] = 1b, REG0x31[5:4] = 11b,REGN off, Disable PSYS, Enable low power PROCHOT 35 60 µA
VBAT = 18 V, REG0x01[7]= 0,REG0x31[5:4]= 11b, REGN on, Disable PSYS, In performance mode 880 1170 µA
VBAT = 18 V, REG0x01[7] = 0, REG0x31[5:4] = 00b, REGN on, Enable PSYS, In performance mode 980 1270 µA
IAC_SW_LIGHT_buck Input current during PFM in buck mode, no load, IVBUS + IACP + IACN + IVSYS + ISRP + ISRN + ISW1 + IBTST + ISW2 + IBTST2 VIN = 20 V, VBAT = 12.6 V, 3s, REG0x01[2] = 0; MOSFET Qg = 4 nC 2.2 mA
IAC_SW_LIGHT_boost Input current during PFM in boost mode, no load, IVBUS + IACP + IACN + IVSYS + ISRP + ISRN + ISW1 + IBTST2 + ISW2 + IBTST2 VIN = 5 V, VBAT = 8.4 V, 2s, REG0x01[2] = 0; MOSFET Qg = 4 nC 2.7 mA
IAC_SW_LIGHT_buckboost Input current during PFM in buck boost mode, no load, IVBUS + IACP + IACN + IVSYS + ISRP + ISRN + ISW1 + IBTST1 + ISW2 + IBTST2 VIN = 12 V, VBAT = 12 V, REG0x01[2] = 0; MOSFET Qg = 4 nC 2.4 mA
IOTG_STANDBY Quiescent current during PFM in OTG mode, EN_OOA=0b, IVBUS + IACP + IACN + IVSYS + ISRP + ISRN + ISW1 + IBTST2 + ISW2 + IBTST2 VBAT = 8.4 V, VBUS = 5 V, 800 kHz switching frequency, MOSFET Qg = 4nC 3 mA
VBAT = 8.4 V, VBUS = 12 V, 800 kHz switching frequency, MOSFET Qg = 4nC 4.2 mA
VBAT = 8.4 V, VBUS = 20 V, 800 kHz switching frequency, MOSFET Qg = 4nC 6.2 mA
CURRENT SENSE AMPLIFIER
VACP_ACN_OP Input common mode range Voltage on ACP/ACN 3.8 26 V
VIADPT_CLAMP IADPT output clamp voltage 3.1 3.2 3.3 V
IIADPT IADPT output current 1 mA
AIADPT Input current sensing gain V(IADPT) / V(ACP-ACN), REG0x00[4] = 0 20 V/V
V(IADPT) / V(ACP-ACN), REG0x00[4] = 1 40 V/V
VIADPT_ACC Input current monitor accuracy V(ACP-ACN) = 40.96 mV –2% 2%
V(ACP-ACN) = 20.48 mV –3% 3%
V(ACP-ACN) =10.24 mV –6% 6%
V(ACP-ACN) = 5.12 mV –10% 10%
CIADPT_MAX Maximum capacitance at IADPT Pin 100 pF
VSRP_SRN_OP Battery common mode range Voltage on SRP/SRN 2.5 23.15 V
VIBAT_CLAMP IBAT output clamp voltage 3.05 3.2 3.3 V
IIBAT IBAT output current 1 mA
AIBAT Charge and discharge current sensing gain on IBAT pin V(IBAT) / V(SRN-SRP), REG0x00[3] = 0, 8 V/V
V(IBAT) / V(SRN-SRP), REG0x00[3] = 1, 16 V/V
IIBAT_CHG_ACC Charge and discharge current monitor accuracy on IBAT pin V(SRN-SRP) = 40.96 mV –2% 2%
V(SRN-SRP) = 20.48 mV –4% 4%
V(SRN-SRP) =10.24 mV –7% 7%
V(SRN-SRP) = 5.12 mV –15% 15%
CIBAT_MAX Maximum capacitance at IBAT Pin 100 pF
SYSTEM POWER SENSE AMPLIFIER
VPSYS PSYS output voltage range 0 3.3 V
IPSYS PSYS output current 0 160 µA
APSYS PSYS system gain I(PSYS) / (P(IN) +P(BAT)), REG0x31[5:4] = 00b;REG0x31[1] = 1b 1 µA/W
APSYS PSYS system gain I(PSYS) / P(IN), REG0x31[5:4]= 01b;REG0x31[1] = 1b 1 µA/W
VPSYS_ACC PSYS gain accuracy (REG0x30[13:12] = 00b) Adapter only with system power = 19.5 V / 45 W, TA = 0 to 85°C –4% 4%
Battery only with system power = 11 V / 44 W, TA = 0 to 85°C –3% 3%
PSYS gain accuracy (REG0x30[13:12] = 01b) Adapter only with system power = 19.5 V / 45 W, TA = 0 to 85°C –4% 4%
VPSYS_CLAMP PSYS clamp voltage 3 3.3 V
VSYS UNDER VOLTAGE LOCKOUT COMPARATOR
VSYS_UVLOZ VSYS undervoltage rising threshold(≥1S) VSYS rising 1.5 1.7 1.85 V
VSYS_UVLO VSYS undervoltage falling threshold(≥1S) VSYS falling 1.4 1.6 1.75 V
VSYS_UVLO_HYST VSYS undervoltage hysteresis(≥1S) 100 mV
VBUS UNDER VOLTAGE LOCKOUT COMPARATOR
VVBUS_UVLOZ VBUS undervoltage rising threshold VBUS rising 2.35 2.55 2.80 V
VVBUS_UVLO VBUS undervoltage falling threshold VBUS falling 2.2 2.4 2.6 V
VVBUS_UVLO_HYST VBUS undervoltage hysteresis 150 mV
VVBUS_CONVEN VBUS converter enable rising threshold VBUS rising 3.2 3.5 3.9 V
VVBUS_CONVENZ VBUS converter enable falling threshold VBUS falling 2.9 3.2 3.5 V
VVBUS_CONVEN_HYST VBUS converter enable hysteresis 300 mV
BATTERY UNDER VOLTAGE LOCKOUT COMPARATOR
VVBAT_UVLOZ VBAT undervoltage rising threshold VSRN rising 2.35 2.55 2.80 V
VVBAT_UVLO VBAT undervoltage falling threshold VSRN falling 2.2 2.4 2.6 V
VVBAT_UVLO_HYST VBAT undervoltage hysteresis 150 mV
VVBAT_OTGEN VBAT OTG enable rising threshold VSRN rising 3.25 3.55 3.85 V
VVBAT_OTGENZ VBAT OTG enable falling threshold VSRN falling 2.15 2.4 2.65 V
VVBAT_OTGEN_HYST VBAT OTG enable hysteresis 1150 mV
VBUS UNDER VOLTAGE COMPARATOR (OTG MODE)
VVBUS_OTG_UV VBUS undervoltage falling threshold As percentage of REG0x07/06() 85%
tVBUS_OTG_UV VBUS time undervoltage deglitch 7 ms
VBUS OVER VOLTAGE COMPARATOR (OTG MODE)
VVBUS_OTG_OV VBUS overvoltage rising threshold As percentage of REG0x07/06() 110%
tVBUS_OTG_OV VBUS Time Overvoltage Deglitch 10 ms
BATTERY LOW VOLTAGE COMPARATOR (Charge current 384mA clamp corresponding battery voltage threshold for 1S)
VBATLV_FALL BATLOWV falling threshold 2.8 V
VBATLV_RISE BATLOWV rising threshold 3 V
VBATLV_RHYST BATLOWV hysteresis 200 mV
INPUT OVER-VOLTAGE COMPARATOR (ACOV)
VVBUSOV_RISE VBUS overvoltage rising threshold VBUS rising 26.0 26.8 27.7 V
VVBUSOV_FALL VBUS overvoltage falling threshold VBUS falling 25.0 25.8 26.7 V
VVBUSOV_HYST VBUS overvoltage hysteresis 1.0 V
tVBUSOV_RISE_DEG VBUS deglitch overvoltage rising VBUS converter rising to stop converter 100 us
tVBUSOV_FALL_DEG VBUS deglitch overvoltage falling VBUS converter falling to start converter 1 ms
INPUT OVER CURRENT COMPARATOR (ACOC)
VACOC ACP to ACN rising threshold, w.r.t. ILIM2_VTH Voltage across input sense resistor rising, Reg0x32[2]= 1 180% 200% 220%
VACOC_FLOOR Measure between ACP and ACN Set IIN_DPM to minimum 44 50 56 mV
VACOC_CEILING Measure between ACP and ACN Set IIN_DPM to maximum 172 180 188 mV
tACOC_DEG_RISE Rising deglitch time Deglitch time to trigger ACOC 250 us
tACOC_RELAX Relax time Relax time before converter starts again 250 ms
SYSTEM OVER-VOLTAGE COMPARATOR (SYSOVP)
VSYSOVP_RISE System overvoltage rising threshold to turnoff converter 1 s 5.8 6 6.1 V
2 s 11.7 12 12.2 V
3 s 19 19.5 20 V
4 s 19 19.5 20 V
5 s 24 25 26 V
VSYSOVP_FALL System overvoltage falling threshold 1 s 5.5 V
2 s 11.7 V
3 s 19.3 V
4 s 19.3 V
5 s 24.5 V
ISYSOVP Discharge current when SYSOVP stop switching was triggered on VSYS pin 20 mA
BAT OVER-VOLTAGE COMPARATOR (BATOVP)
VBATOVP_RISE Overvoltage rising threshold as percentage of VBAT_REG in REG0x05/04h() 1 s 102.3% 104% 106%
≥2 s 102.3% 104% 105%
VBATOVP_FALL Overvoltage falling threshold as percentage of VBAT_REG in REG0x05/04h() 1 s 100% 102% 104%
≥2 s 100% 102% 103%
VBATOVP_HYST Overvoltage hysteresis as percentage of VBAT_REG in REG0x05/04h() 1 s 2%
≥2 s 2%
IBATOVP Discharge current during BATOVP Discharge current through VSYS pin 20 mA
CONVERTER OVER-CURRENT COMPARATOR (Q2)
VOCP_lim_Q2 Converter Over-Current Limit across Q2 MOSFET drain to source voltage Reg0x32[5]=1b 150 mV
Reg0x32[5]=0b 210 mV
VOCP_lim_SYSSHRT_Q2 System Short or SRN < 2.4 V Reg0x32[5]=1b 45 mV
Reg0x32[5]=0b 60 mV
CONVERTER OVER-CURRENT COMPARATOR (ACX)
VOCP_lim_ACX Converter Over-Current Limit across ACP-ACN input current sensing resistor Reg0x32[4]=1b; RSNS_RAC=0b 150 mV
Reg0x32[4]=1b; RSNS_RAC=1b 100 mV
Reg0x32[4]=0b;RSNS_RAC=0b 280 mV
Reg0x32[4]=0b; RSNS_RAC=1b 200 mV
VOCP_lim_SYSSHRT_ACX System Short or SRN < 2.4 V Reg0x32[4]=1b;RSNS_RAC=0b 90 mV
Reg0x32[4]=1b;RSNS_RAC=1b 60 mV
Reg0x32[4]=0b;RSNS_RAC=0b 150 mV
Reg0x32[4]=0b;RSNS_RAC=1b 120 mV
THERMAL SHUTDOWN COMPARATOR
TSHUT_RISE Thermal shutdown rising temperature Temperature increasing 155 °C
TSHUTF_FALL Thermal shutdown falling temperature Temperature reducing 135 °C
TSHUT_HYS Thermal shutdown hysteresis 20 °C
tSHUT_RDEG Thermal deglitch shutdown rising 100 us
tSHUT_FHYS Thermal deglitch shutdown falling 12 ms
ICRIT PROCHOT COMPARATOR
IICRIT_PRO Input current rising threshold for throttling as 10% above ILIM2_VTH Only when ILIM2 setting is higher than 2A 105% 110% 117%
INOM PROCHOT COMPARATOR
IINOM_PRO INOM rising threshold as 10% above IIN_DPM 105% 110% 116%
BATTERY DISCHARGE CURRENT LIMIT PROCHOT COMPARATOR(IDCHG)
IDCHG_TH1 IDCHG threshold1 for throttling CPU Reg0x39[7:2]=010000b, with 5mΩ SRP/SRN current sensing resistor 16.384 A
96% 103%
IDCHG_DEG1 IDCHG threshold1 deglitch time Reg0x39h[1:0]=01b 1.25 sec
IDCHG_TH2 IDCHG threshold2 for throttling for IDSCHG of 6 A Reg0x39[7:2]=010000b 3C[5:3]=001b,with 5mΩ SRP/SRN current sensing resistor 24.567 A
96% 103%
tDCHG_DEG2 IDCHG threshold2 deglitch time Reg0x3C[7:6]=01b 1.6 ms
INDEPENDENT COMPARATOR
VINDEP_CMP Independent comparator threshold Reg0x30h[7]= 1, CMPIN falling 1.17 1.2 1.23 V
Reg0x30h[7]= 0, CMPIN falling 2.27 2.3 2.33 V
VINDEP_CMP_HYS Independent comparator hysteresis CMPIN falling 100 mV
POWER MOSFET DRIVER
PWM OSCILLATOR AND RAMP
FSW PWM switching frequency Reg0x01[1] = 0 680 800 920 kHz
Reg0x01[1] = 1 340 400 460 kHz
PWM HIGH SIDE DRIVER (HIDRV Q1)
RDS_HI_ON_Q1 The resistance of the gate driver loop for turning on Q1 VBTST1 - VSW1 = 5 V 6 Ω
RDS_HI_OFF_Q1 The resistance of the gate driver loop for turning off Q1 VBTST1 - VSW1 = 5 V 1.3 2.2 Ω
VBTST1_REFRESH Bootstrap refresh comparator falling threshold voltage VBTST1 - VSW1 when low-side refresh pulse is requested 3.2 3.7 4.6 V
PWM HIGH SIDE DRIVER (HIDRV Q4)
RDS_HI_ON_Q4 The resistance of the gate driver loop for turning on Q4 VBTST2 - VSW2 = 5 V 6 Ω
RDS_HI_OFF_Q4 The resistance of the gate driver loop for turning off Q4 VBTST2 - VSW2 = 5 V 1.5 2.4 Ω
VBTST2_REFRESH Bootstrap refresh comparator falling threshold voltage VBTST2 - VSW2 when low-side refresh pulse is requested 3.3 3.7 4.6 V
PWM LOW SIDE DRIVER (LODRV Q2)
RDS_LO_ON_Q2 The resistance of the gate driver loop for turning on Q2 VBTST1 - VSW1 = 5.5 V 6 Ω
RDS_LO_OFF_Q2 The resistance of the gate driver loop for turning off Q2 VBTST1 - VSW1 = 5.5 V 1.7 2.6 Ω
PWM LOW SIDE DRIVER (LODRV Q3)
RDS_LO_ON_Q3 The resistance of the gate driver loop for turning on Q3 VBTST2 - VSW2 = 5.5 V 6.8 Ω
RDS_LO_OFF_Q3 The resistance of the gate driver loop for turning off Q3 VBTST2 - VSW2 = 5.5 V 2.2 4.6 Ω
INTERNAL SOFT START During Charge Enable
SSSTEP_SIZE Charge current soft-start step size 64 mA
SSSTEP_TIME Charge current soft-start duration time for each step 8 us
INTEGRATED BTST DIODE (D1)
VF_D1 Forward bias voltage IF = 20 mA at 25°C 0.8 V
VR_D1 Reverse breakdown voltage IR = 2 µA at 25°C 20 V
INTEGRATED BTST DIODE (D2)
VF_D2 Forward bias voltage IF = 20 mA at 25°C 0.8 V
VR_D2 Reverse breakdown voltage IR = 2 µA at 25°C 20 V
INTERFACE
LOGIC INPUT (SDA, SCL)
VIN_ LO Input low threshold I2C 0.4 V
VIN_ HI Input high threshold I2C 1.3 V
LOGIC OUTPUT OPEN DRAIN (SDA, CHRG_OK, CMPOUT)
VOUT_ LO Output saturation voltage 5 mA drain current 0.4 V
VOUT_ LEAK Leakage current Voltage = 7 V –1 1 µA
LOGIC INPUT (OTG/VAP/FRS pin)
VIN_ LO_OTG Input low threshold 0.4 V
VIN_ HI_OTG Input high threshold 1.3 V
LOGIC OUTPUT OPEN DRAIN SDA
VOUT_ LO_SDA Output Saturation Voltage 5 mA drain current 0.4 V
VOUT_ LEAK_SDA Leakage Current Voltage = 7 V –1 1 µA
LOGIC OUTPUT OPEN DRAIN CHRG_OK
VOUT_ LO_CHRG_OK Output Saturation Voltage 5 mA drain current 0.4 V
VOUT_ LEAK _CHRG_OK Leakage Current Voltage = 7 V –1 1 µA
LOGIC OUTPUT OPEN DRAIN CMPOUT
VOUT_ LO_CMPOUT Output Saturation Voltage 5 mA drain current 0.4 V
VOUT_ LEAK _CMPOUT Leakage Current Voltage = 7 V –1 1 µA
LOGIC OUTPUT OPEN DRAIN (PROCHOT)
VOUT_ LO_PROCHOT Output saturation voltage 50 Ω pullup to 1.05 V / 5-mA 300 mV
VOUT_ LEAK_PROCHOT Leakage current Voltage = 5.5 V –1 1 µA
ANALOG INPUT (ILIM_HIZ)
VHIZ_ LO Voltage to get out of HIZ mode ILIM_HIZ pin rising 0.8 V
VHIZ_ HIGH Voltage to enable HIZ mode ILIM_HIZ pin falling 0.4 V
ANALOG INPUT (CELL_BATPRESZ)
VCELL_5S 5s CELL_BATPRESZ pin voltage as percentage of REGN = 6 V 90% 100%
VCELL_4S 4s setting CELL_BATPRESZ pin voltage as percentage of REGN = 6 V 68.4% 75% 81.5%
VCELL_3S 3s setting CELL_BATPRESZ pin voltage as percentage of REGN = 6 V 51.7% 55% 65%
VCELL_2S 2s setting CELL_BATPRESZ pin voltage as percentage of REGN = 6 V 35% 40% 48.5%
VCELL_1S 1s setting CELL_BATPRESZ pin voltage as percentage of REGN = 6 V 18.4% 25% 31.6%
VCELL_BATPRESZ_RISE Battery is present CELL_BATPRESZ rising 18%
VCELL_BATPRESZ_FALL Battery is removed CELL_BATPRESZ falling 15%
ANALOG INPUT (COMP1, COMP2)
ILEAK_COMP1 COMP1 Leakage –120 120 nA
ILEAK_COMP2 COMP2 Leakage –120 120 nA