JAJSMN3D August   1997  – July 2021 CD54HC10 , CD74HC10

PRODUCTION DATA  

  1. 特長
  2. アプリケーション
  3. 概要
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Switching Characteristics
    7. 6.7 Operating Characteristics
    8. 6.8 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Balanced CMOS Push-Pull Outputs
      2. 8.3.2 Standard CMOS Inputs
      3. 8.3.3 Clamp Diode Structure
    4. 8.4 Device Functional Modes
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
        1. 9.2.1.1 Power Considerations
        2. 9.2.1.2 Input Considerations
        3. 9.2.1.3 Output Considerations
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curves
        1.       Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 ドキュメントの更新通知を受け取る方法
    3. 11.3 サポート・リソース
    4. 11.4 Trademarks
  12. 12静電気放電に関する注意事項
  13. 13用語集
  14. 14Mechanical, Packaging, and Orderable Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ(パッケージ|ピン)
  • J|14
サーマルパッド・メカニカル・データ
発注情報

Pin Configuration and Functions

GUID-B47074E4-A1B8-439C-B7CE-72F98F2A6380-low.gif Figure 5-1 D, N, or J Package14-Pin SOIC, PDIP, or CDIPTop View
Table 5-1 Pin Functions
PIN I/O DESCRIPTION
NAME NO.
1A 1 Input Channel 1, Input A
1B 2 Input Channel 1, Input B
2A 3 Input Channel 2, Input A
2B 4 Input Channel 2, Input B
2C 5 Input Channel 2, Input C
2Y 6 Output Channel 2, Output Y
GND 7 Ground
3Y 8 Output Channel 3, Output Y
3A 9 Input Channel 3, Input A
3B 10 Input Channel 3, Input B
3C 11 Input Channel 3, Input C
1Y 12 Output Channel 1, Output Y
1C 13 Input Channel 1, Input C
VCC 14 Positive Supply