JAJSOS4K December   2008  – June 2022 LM25088 , LM25088-Q1

PRODUCTION DATA  

  1. 特長
  2. アプリケーション
  3. 概要
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings: LM25088
    3. 6.3 ESD Ratings: LM25088-Q1
    4. 6.4 Recommended Operating Conditions
    5. 6.5 Thermal Information
    6. 6.6 Electrical Characteristics
    7. 6.7 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  High Voltage Low-Dropout Regulator
      2. 7.3.2  Line Undervoltage Detector
      3. 7.3.3  Oscillator and Sync Capability
      4. 7.3.4  Error Amplifier and PWM Comparator
      5. 7.3.5  Ramp Generator
      6. 7.3.6  Dropout Voltage Reduction
      7. 7.3.7  Frequency Dithering (LM25088-1 Only)
      8. 7.3.8  Cycle-by-Cycle Current Limit
      9. 7.3.9  Overload Protection Timer (LM25088-2 Only)
      10. 7.3.10 Soft Start
      11. 7.3.11 HG Output
      12. 7.3.12 Thermal Protection
    4. 7.4 Device Functional Modes
      1. 7.4.1 EN Pin Modes
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1  Timing Resistor
        2. 8.2.2.2  Output Inductor
        3. 8.2.2.3  Current Sense Resistor
        4. 8.2.2.4  Ramp Capacitor
        5. 8.2.2.5  Output Capacitors
        6. 8.2.2.6  Input Capacitors
        7. 8.2.2.7  VCC Capacitor
        8. 8.2.2.8  Bootstrap Capacitor
        9. 8.2.2.9  Soft-Start Capacitor
        10. 8.2.2.10 Output Voltage Divider
        11. 8.2.2.11 UVLO Divider
        12. 8.2.2.12 Restart Capacitor (LM5008-2 Only)
        13. 8.2.2.13 MOSFET Selection
        14. 8.2.2.14 Diode Selection
        15. 8.2.2.15 Snubber Components Selection
        16. 8.2.2.16 Error Amplifier Compensation
      3. 8.2.3 Application Curves
  9. Power Supply Recommendations
    1. 9.1 Thermal Considerations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Receiving Notification of Documentation Updates
    2. 11.2 サポート・リソース
    3. 11.3 Trademarks
    4. 11.4 Electrostatic Discharge Caution
    5. 11.5 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Cycle-by-Cycle Current Limit

The LM25088 contains a current limit feature that protects the circuit from extended overcurrent conditions. The emulated current signal is directly proportional to the buck switch current and is applied to the current limit comparator. If the emulated current exceeds 1.2 V, the PWM cycle is terminated. The peak inductor current required to trigger the current limit comparator is given by:

Equation 7. GUID-A717B10E-8498-4805-B0C0-6383DB21D495-low.gif

where

  • A = 10 V/V is the current sense amplifier gain.
  • CRAMP is the ramp capacitor.
  • RS is the sense resistor.
  • GUID-B0895244-AA0C-493D-9412-34A05A7E2DEC-low.gif is the voltage ramp added for slope compensation.
  • 1.2 V is the reference of the current limit comparator.

Since the current that charges the RAMP capacitor is proportional to VIN – VOUT, if the output is suddenly shorted, the VOUT term is zero and the RAMP charging current increases. The increased RAMP charging current immediately reduces the PWM duty cycle. The LM25088 also includes a buck switch protection scheme. A dedicated comparator monitors the drain-to-source voltage of the buck FET when it is turned ON. If VDS exceeds 1.5 V, the comparator turns of the buck FET immediately. This feature helps protect the buck FET in catastrophic conditions, such as a sudden saturation of the inductor.