JAJSCQ0B December   2016  – March 2018 LMR23625-Q1

PRODUCTION DATA.  

  1. 特長
  2. アプリケーション
  3. 概要
    1.     Device Images
      1.      概略回路図
      2.      効率と負荷との関係、VIN = 12V、PFMオプション
  4. 改訂履歴
  5. Device Comparison
  6. Pin Configuration and Functions
    1.     Pin Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Characteristics
    7. 7.7 Switching Characteristics
    8. 7.8 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Fixed-Frequency Peak-Current-Mode Control
      2. 8.3.2  Adjustable Output Voltage
      3. 8.3.3  EN/SYNC
      4. 8.3.4  VCC, UVLO
      5. 8.3.5  Minimum ON-Time, Minimum OFF-Time and Frequency Foldback at Dropout Conditions
      6. 8.3.6  Power Good (PGOOD)
      7. 8.3.7  Internal Compensation and CFF
      8. 8.3.8  Bootstrap Voltage (BOOT)
      9. 8.3.9  Overcurrent and Short-Circuit Protection
      10. 8.3.10 Thermal Shutdown
    4. 8.4 Device Functional Modes
      1. 8.4.1 Shutdown Mode
      2. 8.4.2 Active Mode
      3. 8.4.3 CCM Mode
      4. 8.4.4 Light Load Operation (PFM Option)
      5. 8.4.5 Light Load Operation (FPWM Option)
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1  Custom Design With WEBENCH® Tools
        2. 9.2.2.2  Output Voltage Setpoint
        3. 9.2.2.3  Switching Frequency
        4. 9.2.2.4  Inductor Selection
        5. 9.2.2.5  Output Capacitor Selection
        6. 9.2.2.6  Feed-Forward Capacitor
        7. 9.2.2.7  Input Capacitor Selection
        8. 9.2.2.8  Bootstrap Capacitor Selection
        9. 9.2.2.9  VCC Capacitor Selection
        10. 9.2.2.10 Undervoltage Lockout Setpoint
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Compact Layout for EMI Reduction
      2. 11.1.2 Ground Plane and Thermal Considerations
      3. 11.1.3 Feedback Resistors
    2. 11.2 Layout Examples
  12. 12デバイスおよびドキュメントのサポート
    1. 12.1 デバイス・サポート
      1. 12.1.1 開発サポート
        1. 12.1.1.1 WEBENCH®ツールによるカスタム設計
    2. 12.2 ドキュメントの更新通知を受け取る方法
    3. 12.3 コミュニティ・リソース
    4. 12.4 商標
    5. 12.5 静電気放電に関する注意事項
    6. 12.6 Glossary
  13. 13メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Typical Characteristics

Unless otherwise specified the following conditions apply: VIN = 12 V, fSW = 2100 kHz, L = 2.2 µH, COUT = 47 µF, TA = 25°C.
LMR23625-Q1 D001_SNVSAH3.gif
fSW = 2100 kHz VOUT = 5 V
Figure 1. Efficiency vs Load Current
LMR23625-Q1 D003_SNVSAH3.gif
fSW = 1000 kHz (Sync) VOUT = 5 V
Figure 3. Efficiency vs Load Current
LMR23625-Q1 D005_SNVSAH3.gif
PFM Option VOUT = 5 V
Figure 5. Load Regulation
LMR23625-Q1 D007_SNVSAH3.gif
VOUT = 5 V
Figure 7. Dropout Curve
LMR23625-Q1 D009_SNVSAH2.gif
VIN = 12 V VFB = 1.1 V
Figure 9. IQ vs Junction Temperature
LMR23625-Q1 D011_SNVSAH2.gif
Figure 11. VIN UVLO Hysteresis vs Junction Temperature
LMR23625-Q1 D002_SNVSAH3.gif
fSW = 2100 kHz VOUT = 3.3 V
Figure 2. Efficiency vs Load Current
LMR23625-Q1 D004_SNVSAH3.gif
fSW = 1000 kHz (Sync) VOUT = 3.3 V
Figure 4. Efficiency vs Load Current
LMR23625-Q1 D006_SNVSAH3.gif
FPWM Option VOUT = 5 V
Figure 6. Load Regulation
LMR23625-Q1 D008_SNVSAH3.gif
VOUT = 3.3 V
Figure 8. Dropout Curve
LMR23625-Q1 D010_SNVSAH2.gif
Figure 10. VIN UVLO Rising Threshold vs Junction Temperature
LMR23625-Q1 D012_SNVSAH2.gif
VIN = 12 V
Figure 12. HS and LS Current Limit vs Junction Temperature