JAJSRY7G June 1998 – November 2023 SN74AHC174
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
Information at the data (D) inputs that meets the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.