JAJSLB9A April 2023 – April 2024 TPS929160-Q1
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The register address byte, REG_ADDR frame follows the device address frame. There are total 8 bits binary code in register address byte. The maximum allowed register address is 255. The below figure is the timing diagram for register address frame and data frame.
BIT | FIELD | DESCRIPTION |
---|---|---|
0 - 7 | REG_ADDR | Register address |