JAJSN97D November   2021  – August 2023 TPSI3050-Q1

PRODUCTION DATA  

  1.   1
  2. 特長
  3. アプリケーション
  4. 概要
  5. Revision History
  6. Pin Configuration and Functions
  7. Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Power Ratings
    6. 6.6  Insulation Specifications
    7. 6.7  Safety-Related Certifications
    8. 6.8  Safety Limiting Values
    9. 6.9  Electrical Characteristics
    10. 6.10 Switching Characteristics
    11. 6.11 Insulation Characteristic Curves
    12. 6.12 Typical Characteristics
  8. Parameter Measurement Information
  9. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Transmission of the Enable State
      2. 8.3.2 Power Transmission
      3. 8.3.3 Gate Driver
      4. 8.3.4 Modes Overview
      5. 8.3.5 Three-Wire Mode
      6. 8.3.6 Two-Wire Mode
      7. 8.3.7 VDDP, VDDH, and VDDM Undervoltage Lockout (UVLO)
      8. 8.3.8 Power Supply and EN Sequencing
      9. 8.3.9 Thermal Shutdown
    4. 8.4 Device Functional Modes
  10. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Two-Wire or Three-Wire Mode Selection
        2. 9.2.2.2 Standard Enable, One-Shot Enable
        3. 9.2.2.3 CDIV1, CDIV2 Capacitance
        4. 9.2.2.4 RPXFR Selection
        5. 9.2.2.5 CVDDP Capacitance
        6. 9.2.2.6 Gate Driver Output Resistor
        7. 9.2.2.7 Start-up Time and Recovery Time
        8. 9.2.2.8 Supplying Auxiliary Current, IAUX From VDDM
        9. 9.2.2.9 VDDM Ripple Voltage
      3. 9.2.3 Application Curves
      4. 9.2.4 Insulation Lifetime
    3. 9.3 Power Supply Recommendations
    4. 9.4 Layout
      1. 9.4.1 Layout Guidelines
      2. 9.4.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Related Links
    2. 10.2 ドキュメントの更新通知を受け取る方法
    3. 10.3 サポート・リソース
    4. 10.4 Trademarks
    5. 10.5 静電気放電に関する注意事項
    6. 10.6 用語集
  12. 11Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Three-Wire Mode

Three-wire mode is used for applications that require higher levels of power transfer or the shortest propagation delay TPSI3050-Q1 can offer. VDDP is supplied independently from the EN pin by a low output impedance external supply that can deliver the required power. In this mode, power from the primary side to the secondary side always occurs regardless of the state of the EN pin. Setting the EN pin logic high or low asserts or de-asserts VDRV, thereby enabling or disabling the external switch, respectively. Figure 8-1 shows the basic setup required for three-wire mode operation which requires EN, VDDP, and VSSP signals. EN can be driven up to 5.5 V which is normally driven from the circuitry residing on the same rail as VDDP. In this example, the TPSI3050-Q1 is being used to drive back-to-back MOSFETs in a common-source configuration. CVDDP provides the required decoupling capacitance for the VDDP supply rail of the device. CDIV1 and CDIV2 provide the required decoupling capacitances of the VDDH and VDDM supply rails that provide the peak current to drive the external MOSFETs.

Figure 8-2 and Figure 9-10 show the basic operation from start-up to steady-state conditions. Figure 8-2 shows operation using standard enable of the TPSI3050-Q1. After power up, the TPSI3050-Q1 begins to transfer power from VDDP to the secondary side for a fixed time period (25-μs typical) at a duty cycle rate determined by RPXFR, which begins to charge up the VDDH (and VDDM) secondary side rails. Power transfer continues as long as VDDP is present. The time required to fully charge VDDH depends on several factors including the values of VDDP, CDIV1, CDIV2, RPXFR, and the overall power transfer efficiency. When the application drives the EN pin to a logic high, the TPSI3050-Q1 signals information from the primary side to the secondary side to assert VDRV and drive it high. Similarly, setting EN pin to a logic low causes VDRV to be driven low. Figure 9-10 shows operation using one-shot enable of the TPSI3050S-Q1. The start-up behavior is identical. In one-shot enable, when the application drives the EN pin to a logic high, VDRV is asserted high (tHI_VDRV), then is automatically asserted low by the TPSI3050S-Q1. To assert VDRV high again, the EN pin must transition low first, followed by a transition high.

GUID-20201201-CA0I-W6CG-WC3C-QDGTCCQ5LFNC-low.svg Figure 8-1 Three-Wire Mode Simplified Schematic
GUID-20201201-CA0I-QRH6-ZSPQ-F30KX8P5WTQW-low.svg Figure 8-2 Three-Wire Mode with TPSI3050-Q1 (Standard Enable)
GUID-20201201-CA0I-NGL0-WPDD-CSD7WQMF1MWM-low.svg Figure 8-3 Three-Wire Mode with TPSI3050S-Q1 (One-shot Enable)

To reduce average power, the TPSI3050-Q1 transfers power from the primary side to the secondary side in a burst fashion. The period of the burst is fixed while the burst on time is programmable by selecting one of seven appropriate resistor values, RPXFR, from the PXFR to VSSP pins, thereby changing the duty cycle of the power converter. This action provides flexibility in the application, allowing tradeoffs in power consumed versus power delivered. Higher power converter settings increase the burst on time which, in turn, increases average power consumed from the VDDP supply and increases the amount of power transferred to the secondary side VDDH and VDDM supplies. Similarly, lower power converter settings decrease the burst on time which, in turn, decreases average power consumed from the VDDP supply and decreases the amount of power transferred to the secondary side.

Table 8-1 summarizes the three-wire mode power transfer selection.

Table 8-1 Three-Wire Mode Power Transfer Selection
RPXFR (1)(2) Power Converter Duty Cycle
(Three-Wire Mode, Nominal)
Description
7.32 kΩ 13.3% The device supports seven, fixed power transfer settings, by selection of a corresponding RPXFR value . Selecting a given power transfer setting adjusts the duty cycle of the power converter and hence the amount of power transferred. Higher power transfer settings leads to an increased duty cycle of the power converter leading to increased power transfer and consumption. During power up, the power transfer setting is determined and remains fixed at that setting until VDDP power cycles.
9.09 kΩ 26.7%
11 kΩ 40.0%
12.7 kΩ 53.3%
14.7 kΩ 66.7%
16.5 kΩ 80.0%
20 kΩ 93.3%
Standard resistor (EIA E96), 1% tolerance, nominal value.
RPXFR ≥ 100 kΩ or RPXFR ≤ 1 kΩ sets the duty cycle of the power converter to 13.3%.