JAJSCK9B september   2016  – december 2021 UCC21521

PRODUCTION DATA  

  1.   1
  2. 特長
  3. アプリケーション
  4. 概要
  5. Revision History
  6. Pin Configuration and Functions
  7. Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Power Ratings
    6. 6.6  Insulation Specifications
    7. 6.7  Safety-Related Certifications
    8. 6.8  Safety-Limiting Values
    9. 6.9  Electrical Characteristics
    10. 6.10 Switching Characteristics
    11. 6.11 Insulation Characteristics Curves
    12. 6.12 Typical Characteristics
  8. Parameter Measurement Information
    1. 7.1 Propagation Delay and Pulse Width Distortion
    2. 7.2 Rising and Falling Time
    3. 7.3 Input and Enable Response Time
    4. 7.4 Programmable Dead Time
    5. 7.5 Powerup UVLO Delay to OUTPUT
    6. 7.6 CMTI Testing
  9. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 VDD, VCCI, and Under Voltage Lock Out (UVLO)
      2. 8.3.2 Input and Output Logic Table
      3. 8.3.3 Input Stage
      4. 8.3.4 Output Stage
      5. 8.3.5 Diode Structure in UCC21521
    4. 8.4 Device Functional Modes
      1. 8.4.1 Enable Pin
      2. 8.4.2 Programmable Dead Time (DT) Pin
        1. 8.4.2.1 Tying the DT Pin to VCC
        2. 8.4.2.2 DT Pin Connected to a Programming Resistor between DT and GND Pins
  10. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Designing INA/INB Input Filter
        2. 9.2.2.2 Select External Bootstrap Diode and its Series Resistor
        3. 9.2.2.3 Gate Driver Output Resistor
        4. 9.2.2.4 Gate to Source Resistor Selection
        5. 9.2.2.5 Estimate Gate Driver Power Loss
        6. 9.2.2.6 Estimating Junction Temperature
        7. 9.2.2.7 Selecting VCCI, VDDA/B Capacitor
          1. 9.2.2.7.1 Selecting a VCCI Capacitor
          2. 9.2.2.7.2 Selecting a VDDA (Bootstrap) Capacitor
          3. 9.2.2.7.3 Select a VDDB Capacitor
        8. 9.2.2.8 Dead Time Setting Guidelines
        9. 9.2.2.9 Application Circuits with Output Stage Negative Bias
      3. 9.2.3 Application Curves
  11. 10Power Supply Recommendations
  12. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  13. 12Device and Documentation Support
    1. 12.1 サード・パーティ製品に関する免責事項
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Certifications
    4. 12.4 ドキュメントの更新通知を受け取る方法
    5. 12.5 サポート・リソース
    6. 12.6 Trademarks
    7. 12.7 静電気放電に関する注意事項
    8. 12.8 用語集
  14. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

Typical Characteristics

VDDA = VDDB = 12 V for 5 V and 8V UVLO, VDDA = VDDB = 15 V for 12V UVLO, VCCI = 3.3 V, TA = 25°C, No load unless otherwise noted.

GUID-7EB1668B-2900-4653-AE43-CE51C1FD0002-low.gif
Figure 6-4 Per Channel Current Consumption vs. Frequency (No Load, VDD = 12 V or 25 V)
GUID-707C6271-E5A7-4CAD-87B9-58CADD49CA8B-low.gif
Figure 6-6 Per Channel Current Consumption (IVDDA/B) vs. Frequency (10-nF Load, VDD = 12 V or 25 V)
GUID-3CA99BF4-A386-48FF-B641-CBCE792188EF-low.gif
Figure 6-8 Per Channel (IVDDA/B) Quiescent Supply Current vs Temperature (No Load, Input Low, No Switching)
GUID-5AB3A7AE-C432-4139-8B0C-29F86A385FCD-low.gif
Figure 6-10 UCC21521ADW and UCC21521DW Rising and Falling Times vs. Load (VDD = 12 V)
GUID-CD90CB71-91B4-46B1-B657-3F8E65F52EB8-low.gif
Figure 6-12 Propagation Delay vs. Temperature
GUID-A853C500-8421-4072-905D-24732854F47F-low.gif
Figure 6-14 Pulse Width Distortion vs. Temperature
GUID-0B87720F-8A64-40FC-AFC9-D203DA631198-low.gif
Figure 6-16 Propagation Delay Matching (tDM) vs. Temperature
GUID-81C3D244-7143-4A58-9A85-68AB4F7E184F-low.gif
Figure 6-18 UCC21521ADW UVLO Threshold vs. Temperature
GUID-89D2BEF0-4E54-44D5-925D-654FCE1FADAB-low.gif
Figure 6-20 UCC21521DW UVLO Threshold vs. Temperature
GUID-15CB36BF-86B9-4C68-8CBC-13E9E760EF2A-low.gif
Figure 6-22 UCC21521CDW UVLO Threshold vs. Temperature
GUID-222EE676-802E-4A50-9B75-385DCCE2EF9F-low.gif
Figure 6-24 INA/B Low Threshold
GUID-8228C15C-15F3-4026-B504-EEC72FC80C26-low.gif
Figure 6-26 EN Threshold Hysteresis vs. Temperature
GUID-A179A37C-A168-44C3-9244-E0350A0982E6-low.gif
Figure 6-28 EN High Threshold
GUID-8F93F44E-F172-499E-9BB6-DDEDBE5C9C24-low.gif
Figure 6-30 Dead Time Matching vs. Temperature (with RDT = 20 kΩ and 100 kΩ)
GUID-693E9ECB-F4C4-4ED7-8501-51FB53CB3628-low.gif
Figure 6-5 Per Channel Current Consumption (IVDDA/B) vs. Frequency (1-nF Load, VDD = 12 V or 25 V)
GUID-6D27E1DF-7201-48B9-AD96-7C68BC255E4A-low.gif
Figure 6-7 Per Channel (IVDDA/B) Supply Current Vs. Temperature (VDD=12V, No Load, Different Switching Frequencies)
GUID-3B962825-9B0F-4022-8F5C-DF92F350768A-low.gif
Figure 6-9 IVCCI Quiescent Supply Current vs Temperature (No Load, Input Low, No Switching)
GUID-0D432C31-B541-4311-A2AF-73A5D666E38C-low.gif
Figure 6-11 Output Resistance vs. Temperature
GUID-107B703F-74EB-4D6A-A4A1-5342AC00C225-low.gif
Figure 6-13 Propagation Delay vs. VCCI
GUID-06E215B2-8158-469E-B7AF-BF1B829565AF-low.gif
Figure 6-15 Propagation Delay Matching (tDM) vs. VDD
GUID-E5F99605-5310-4AFB-B11A-1A4FD6DF5D5F-low.gif
Figure 6-17 UCC21521ADW UVLO Hysteresis vs. Temperature
GUID-0B5DC733-BAD4-4A63-80EF-53A5465DB989-low.gif
Figure 6-19 UCC21521DW UVLO Hysteresis vs. Temperature
GUID-B4CA25E4-3BF0-43D5-B64E-8A62E9553918-low.gif
Figure 6-21 UCC21521CDW UVLO Hysteresis vs. Temperature
GUID-57B674B0-092B-4000-9501-23964B6C3178-low.gif
Figure 6-23 INA/B Hysteresis vs. Temperature
GUID-C6510B6B-7B88-4558-8F64-35B45A33049E-low.gif
Figure 6-25 INA/B High Threshold
GUID-85CE1E1D-8044-42C9-B146-2437820F2884-low.gif
Figure 6-27 EN Low Threshold
GUID-8CBF6142-44F1-4E82-9F0F-3057AA63C3EE-low.gif
Figure 6-29 Dead Time vs. Temperature (with RDT = 20 kΩ and 100 kΩ)
GUID-2AA51C59-083E-474A-A495-A0671403EF5A-low.gif
Figure 6-31 Typical Output Waveforms (VDD=12V)