SLVUAY2A November   2016  – July 2021 TPS562210A

 

  1.   Trademarks
  2. 1Introduction
  3. 2Performance Specification Summary
  4. 3Modifications
    1. 3.1 Output Voltage Setpoint
  5. 4Test Setup and Results
    1. 4.1  Input/Output Connections
    2. 4.2  Start-Up Procedure
    3. 4.3  Efficiency
    4. 4.4  Load Regulation
    5. 4.5  Line Regulation
    6. 4.6  Load Transient Response
    7. 4.7  Output Voltage Ripple
    8. 4.8  Input Voltage Ripple
    9. 4.9  Start-Up
    10. 4.10 Shut-Down
  6. 5Board Layout
    1. 5.1 Layout
  7. 6Schematic, Bill of Materials, and Reference
    1. 6.1 Schematic
    2. 6.2 Bill of Materials
    3. 6.3 Reference
  8. 7Revision History

Layout

The board layout for the TPS562210AEVM-663 is shown in Figure 5-1, Figure 5-2, and Figure 5-3. The top layer contains the main power traces for VIN, VOUT, and ground. Also on the top layer are connections for the pins of the TPS562210A and a large area filled with ground. Most of the signal traces are also located on the top side. The input decoupling capacitors, C1, C2, and C3 are located as close to the IC as possible. The input and output connectors, test points, and all of the components are located on the top side. The bottom layer is a ground plane along with the switching node copper fill, signal ground copper fill and the feed back trace from the point of regulation to the top of the resistor divider network.

GUID-E15F2024-C39A-4CC9-80FC-E8CFC108A85F-low.pngFigure 5-1 Top Assembly
GUID-40C9A47D-13A5-4D83-83E6-6F1E4CBFDBEB-low.pngFigure 5-2 Top Layer
GUID-0F09AF76-A14B-45C5-B96C-186D0B4FB59C-low.pngFigure 5-3 Bottom Layer