SWRZ098 April   2021 AWR6443

 

  1. 1Introduction
  2. 2Device Nomenclature
  3. 3Device Markings
  4. 4Usage Notes
    1. 4.1 MSS: SPI Speed in 3-Wire Mode Usage Note
  5. 5Advisory to Silicon Variant / Revision Map
  6. 6Known Design Exceptions to Functional Specifications
    1.     MSS#25
    2.     MSS#26
    3.     MSS#27
    4.     MSS#28
    5.     MSS#29
    6.     MSS#30
    7.     MSS#31
    8.     MSS#32
    9.     MSS#33
    10.     MSS#36
    11.     MSS#37B
    12.     MSS#38A
    13.     MSS#39
    14.     MSS#40
    15.     MSS#41
    16.     MSS#43A
    17.     MSS#44
    18.     MSS#45
    19.     ANA#11A
    20.     ANA#12A
    21.     ANA#13B
    22.     ANA#14
    23.     ANA#15A
    24.     ANA#16
    25.     ANA#17A
    26.     ANA#18B
    27.     ANA#19
    28.     ANA#20
    29.     ANA#21A
    30.     ANA#22A
    31.     ANA#27A
  7. 7Trademarks
  8. 8Revision History

MSS#37B

DCC Module Frequency Comparison can Report Erroneous Results

Revision(s) Affected:

AWR6443 ES2.0

Description:

The Dual-clock Comparator module, which is used to monitor a clock frequency while comparing with a known clock reference, could stop earlier than expected, and, thus, indicating the measured clock frequency to be lower. This is due to a clock domain crossing issue causing a preset to the error detection logic to get triggered.

Workaround(s):

Multiple measurements can be taken for the same clock pairs and abnormal frequencies reported can be ignored

Application code, where possible, could compare the clocks using an alternate clock comparator module (CCC).