DLPS112D June   2018  – March 2026 DLPC3479

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Thermal Information
    5. 5.5  Power Electrical Characteristics
    6. 5.6  Pin Electrical Characteristics
    7. 5.7  Internal Pullup and Pulldown Electrical Characteristics
    8. 5.8  DMD SubLVDS Interface Electrical Characteristics
    9. 5.9  DMD Low-Speed Interface Electrical Characteristics
    10. 5.10 System Oscillator Timing Requirements
    11. 5.11 Power Supply and Reset Timing Requirements
    12. 5.12 Parallel Interface Frame Timing Requirements
    13. 5.13 Parallel Interface General Timing Requirements
    14. 5.14 Flash Interface Timing Requirements
    15. 5.15 Other Timing Requirements
    16. 5.16 DMD SubLVDS Interface Switching Characteristics
    17. 5.17 DMD Parking Switching Characteristics
    18. 5.18 Chipset Component Usage Specification
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1  Input Source Requirements
        1. 6.3.1.1 Supported Resolution and Frame Rates
        2. 6.3.1.2 3D Display
        3. 6.3.1.3 Parallel Interface
          1. 6.3.1.3.1 PDATA Bus—Parallel Interface Bit Mapping Modes
      2. 6.3.2  Pattern Display
        1. 6.3.2.1 External Pattern Mode
          1. 6.3.2.1.1 8-Bit Monochrome Patterns
          2. 6.3.2.1.2 1-Bit Monochrome Patterns
        2. 6.3.2.2 Internal Pattern Mode
          1. 6.3.2.2.1 Free Running Mode
          2. 6.3.2.2.2 Trigger In Mode
      3. 6.3.3  Device Start-Up
      4. 6.3.4  SPI Flash
        1. 6.3.4.1 SPI Flash Interface
        2. 6.3.4.2 SPI Flash Programming
      5. 6.3.5  I2C Interface
      6. 6.3.6  Content Adaptive Illumination Control (CAIC)
      7. 6.3.7  Local Area Brightness Boost (LABB)
      8. 6.3.8  3D Glasses Operation
      9. 6.3.9  Test Point Support
      10. 6.3.10 DMD Interface
        1. 6.3.10.1 SubLVDS (HS) Interface
    4. 6.4 Device Functional Modes
    5. 6.5 Programming
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
      3. 7.2.3 Application Curve
  9. 8 Power Supply Recommendations
    1. 8.1 PLL Design Considerations
    2. 8.2 System Power-Up and Power-Down Sequence
    3. 8.3 Power-Up Initialization Sequence
    4. 8.4 DMD Fast Park Control (PARKZ)
    5. 8.5 Hot Plug I/O Usage
  10. 9 Layout
    1. 9.1 Layout Guidelines
      1. 9.1.1 PLL Power Layout
      2. 9.1.2 Reference Clock Layout
        1. 9.1.2.1 Recommended Crystal Oscillator Configuration
      3. 9.1.3 Unused Pins
      4. 9.1.4 DMD Control and SubLVDS Signals
      5. 9.1.5 Layer Changes
      6. 9.1.6 Stubs
      7. 9.1.7 Terminations
      8. 9.1.8 Routing Vias
      9. 9.1.9 Thermal Considerations
    2. 9.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Device Support
      1. 10.1.1 Third-Party Products Disclaimer
      2. 10.1.2 Device Nomenclature
        1. 10.1.2.1 Device Markings
      3. 10.1.3 Video Timing Parameter Definitions
    2. 10.2 Documentation Support
    3. 10.3 Receiving Notification of Documentation Updates
    4. 10.4 Support Resources
    5. 10.5 Trademarks
    6. 10.6 Electrostatic Discharge Caution
    7. 10.7 Glossary
  12. 11Revision History
  13. 12Mechanical, Packaging, and Orderable Information
6.3.2.1.1 8-Bit Monochrome Patterns

In 8-bit external pattern mode, the DLPC3479 controller supports up to 60Hz input frame rate (VSYNC). In this mode, the 24-bit input data sent over the parallel interface can be configured as a combination of 1 (8 bits), 2 (16 bits), or 3 (24 bits) 8-bit patterns. Equation 1 calculates the maximum pattern rate for an 8-bit pattern.

Equation 1. 60Hz × 3 = 180Hz

where

  • The maximum allowed input frame rate is 60Hz.

The DLPC3479 controller firmware allows for the following user programmability.

  • Exposure time (tExposure): Time during which a pattern is displayed and the illumination is ON.
  • DarkPre time (tDarkPre): Dark time (before the pattern exposure) during which no pattern displays and the illumination is OFF.
  • DarkPost time (tDarkPost): Dark time (after the pattern exposure) during which no pattern displays and the illumination is OFF.
  • Number of 8-bit patterns within a frame: 1, 2, or 3 within each Frame period
  • Selection of the Illuminator that is ON for each 8-bit pattern.
  • TRIG_OUT_1 and TRIG_OUT_2 signal configuration and delay

Figure 6-8 shows a configuration with 3 × 8-bit patterns.

DLPC3479 3 × 8-Bit (Blue) Pattern Configurations
A. tD1 is the configurable delay for the frame trigger.
B. tD2 is the configurable delay for the Subframe trigger.
Figure 6-8 3 × 8-Bit (Blue) Pattern Configurations
  • 3 × 8-bit patterns are displayed within each input VSYNC frame period.
  • tDarkPre, tExposure, and tDarkPostare the same for each pattern within a frame period.
  • The sum of dark time and exposure time (tDarkPre + tExposure + tDarkPost) for the three patterns must be equal to or less than the full frame period. If the sum is less than the full frame period, additional dark time will be appended to the end of the last pattern.
  • Blue LED is configured to be ON for each pattern.
  • TRIG_OUT_1 (Frame Trigger) is configured with active high polarity and will have a minimum pulse width of 20 microseconds. TRIG_OUT_1 delay (tD1) is configured with respect to input VSYNC.
  • TRIG_OUT_2 (Pattern Trigger) is configured with active high polarity and stays active during the pattern exposure. TRIG_OUT_2 delay (tD2) is configured with reference to the start of the pattern and is set once per pattern within a frame.

Figure 6-9 shows a configuration with 2 × 8-bit patterns.

DLPC3479 2 × 8-Bit (Red) Pattern ConfigurationsFigure 6-9 2 × 8-Bit (Red) Pattern Configurations
  • 2 × 8-bit patterns are displayed within each input VSYNC frame period.
  • tDarkPre, tExposure, and tDarkPostare the same for each pattern within a frame period.
  • The sum of dark time and exposure time (tDarkPre + tExposure + tDarkPost) for the three patterns must be equal to or less than the full frame period. If the sum is less than the full frame period, additional dark time will be appended to the end of the last pattern.
  • Red LED is configured to be ON for each pattern.
  • TRIG_OUT_1 (Frame Trigger) is configured with active high polarity and will have a minimum pulse width of 20 microseconds. TRIG_OUT_1 delay (tD1) is configured with respect to input VSYNC.
  • TRIG_OUT_2 (Pattern Trigger) is configured with active high polarity and stays active during the pattern exposure. TRIG_OUT_2 delay (tD2) is configured with reference to the start of the pattern and is set once per pattern within a frame.

Figure 6-10 shows a configuration with 1 × 8-bit patterns.

DLPC3479 1 × 8-Bit (Green) Pattern ConfigurationsFigure 6-10 1 × 8-Bit (Green) Pattern Configurations
  • 1 × 8-bit pattern is displayed within each input VSYNC frame period.
  • tDarkPre, tExposure, and tDarkPostare the same for each pattern within a frame period.
  • The sum of dark time and exposure time (tDarkPre + tExposure + tDarkPost) for the three patterns must be equal to or less than the full frame period. If the sum is less than the full frame period, additional dark time will be appended to the end of the last pattern.
  • The green LED is configured to be ON for each pattern.
  • TRIG_OUT_1 (Frame Trigger) is configured with active high polarity and will have a minimum pulse width of 20 microseconds. TRIG_OUT_1 delay (tD1) is configured with respect to input VSYNC.
  • TRIG_OUT_2 (Pattern Trigger) is configured with active high polarity and stays active during the pattern exposure. TRIG_OUT_2 delay (tD2) is configured with reference to the start of the pattern and is set once per pattern within a frame.