The clock input controls the rate
at which data is read out of the shift register
The clock (Fclk) must
be faster than the parallel input data (BRin) based on the number of
input bits (N) by this equation: Fclk (MHz) = BRin (Mbps)
× N
For more inputs, shift registers
can be daisy-chained together