SLVUAP8A April   2016  – October 2021 TPS54202H

 

  1.   Trademarks
  2. 1Introduction
    1. 1.1 Background
    2. 1.2 Performance Specification Summary
    3. 1.3 Modifications
      1. 1.3.1 Output Voltage Set Point
      2. 1.3.2 Output Capacitor and Feed-Forward Capacitor
      3. 1.3.3 ENABLE
  3. 2Test Setup and Results
    1. 2.1 Input/Output Connections
    2. 2.2 Efficiency
    3. 2.3 Output Voltage Load Regulation
    4. 2.4 Output Voltage Line Regulation
    5. 2.5 Load Transients
    6. 2.6 Output Voltage Ripple
    7. 2.7 Input Voltage Ripple
    8. 2.8 Powering Up
    9. 2.9 Powering Down
  4. 3Board Layout
    1. 3.1 Layout
  5. 4Schematic and Bill of Materials
    1. 4.1 Schematic
    2. 4.2 Bill of Materials
  6. 5Revision History

2.1 Input/Output Connections

The TPS54202HEVM-716 is provided with input/output connectors and test points as shown in Table 2-1. A power supply capable of supplying 2 A must be connected to J1 through a pair of 20-AWG wires. The load must be connected to J2 through a pair of 20-AWG wires. The maximum load current capability must be at least 3 A to use the full capability of this EVM. Wire lengths must be minimized to reduce losses in the wires. Test-point TP1 provides a place to monitor the VIN input voltages with TP2 providing a convenient ground reference. TP6 is used to monitor the output voltage with TP7 as the ground reference.

Table 2-1 EVM Connectors and Test Points
Reference DesignatorFunction
J1VIN (see Table 1-1 for VIN range)
J2VOUT, 5 V at 2 A maximum
JP12-pin header for enable. Connect EN to ground to disable, open to enable.
TP1VIN test point at VIN connector
TP2GND test point at VIN
TP3GND test point
TP4SW test point
TP5Test point between voltage divider network and output. Used for loop response measurements.
TP6Output voltage test point at OUT connector
TP7GND test point at VOUT connector