SPRSP63A
October 2022 – March 2023
TMS320F2800135
,
TMS320F2800137
PRODUCTION DATA
1
Features
2
Applications
3
Description
3.1
Functional Block Diagram
Revision History
4
Device Comparison
4.1
Related Products
5
Pin Configuration and Functions
5.1
Pin Diagrams
5.2
Pin Attributes
5.3
Signal Descriptions
5.3.1
Analog Signals
5.3.2
Digital Signals
5.3.3
Power and Ground
5.3.4
Test, JTAG, and Reset
5.4
Pin Multiplexing
5.4.1
GPIO Muxed Pins
5.4.1.1
GPIO Muxed Pins
5.4.2
Digital Inputs on ADC Pins (AIOs)
5.4.3
Digital Inputs and Outputs on ADC Pins (AGPIOs)
5.4.4
GPIO Input X-BAR
5.4.5
GPIO Output X-BAR and ePWM X-BAR
5.5
GPIO and ADC Allocation
5.6
Pins With Internal Pullup and Pulldown
5.7
Connections for Unused Pins
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Power Consumption Summary
6.4.1
System Current Consumption - VREG Enable - Internal Supply
6.4.2
System Current Consumption - VREG Disable - External Supply
6.4.3
Operating Mode Test Description
6.4.4
Reducing Current Consumption
6.4.4.1
Typical Current Reduction per Disabled Peripheral
6.5
Electrical Characteristics
6.6
Thermal Resistance Characteristics for PM Package
6.7
Thermal Resistance Characteristics for PT Package
6.8
Thermal Resistance Characteristics for RGZ Package
6.9
Thermal Resistance Characteristics for RHB Package
6.10
Thermal Design Considerations
6.11
System
6.11.1
Power Management Module (PMM)
6.11.1.1
Introduction
6.11.1.2
Overview
6.11.1.2.1
Power Rail Monitors
6.11.1.2.1.1
I/O POR (Power-On Reset) Monitor
6.11.1.2.1.2
I/O BOR (Brown-Out Reset) Monitor
6.11.1.2.1.3
VDD POR (Power-On Reset) Monitor
6.11.1.2.2
External Supervisor Usage
6.11.1.2.3
Delay Blocks
6.11.1.2.4
Internal 1.2-V LDO Voltage Regulator (VREG)
6.11.1.2.5
VREGENZ
6.11.1.3
External Components
6.11.1.3.1
Decoupling Capacitors
6.11.1.3.1.1
VDDIO Decoupling
6.11.1.3.1.2
VDD Decoupling
6.11.1.4
Power Sequencing
6.11.1.4.1
Supply Pins Ganging
6.11.1.4.2
Signal Pins Power Sequence
6.11.1.4.3
Supply Pins Power Sequence
6.11.1.4.3.1
External VREG/VDD Mode Sequence
6.11.1.4.3.2
Internal VREG/VDD Mode Sequence
6.11.1.4.3.3
Supply Sequencing Summary and Effects of Violations
6.11.1.4.3.4
Supply Slew Rate
6.11.1.5
Power Management Module Electrical Data and Timing
6.11.1.5.1
Power Management Module Operating Conditions
6.11.1.5.2
Power Management Module Characteristics
Supply Voltages
6.11.2
Reset Timing
6.11.2.1
Reset Sources
6.11.2.2
Reset Electrical Data and Timing
6.11.2.2.1
Reset - XRSn - Timing Requirements
6.11.2.2.2
Reset - XRSn - Switching Characteristics
6.11.2.2.3
Reset Timing Diagrams
6.11.3
Clock Specifications
6.11.3.1
Clock Sources
6.11.3.2
Clock Frequencies, Requirements, and Characteristics
6.11.3.2.1
Input Clock Frequency and Timing Requirements, PLL Lock Times
6.11.3.2.1.1
Input Clock Frequency
6.11.3.2.1.2
XTAL Oscillator Characteristics
6.11.3.2.1.3
X1 Input Level Characteristics When Using an External Clock Source - Not a Crystal
6.11.3.2.1.4
X1 Timing Requirements
6.11.3.2.1.5
AUXCLKIN Timing Requirements
6.11.3.2.1.6
APLL Characteristics
6.11.3.2.1.7
XCLKOUT Switching Characteristics - PLL Bypassed or Enabled
6.11.3.2.1.8
Internal Clock Frequencies
6.11.3.3
Input Clocks and PLLs
6.11.3.4
XTAL Oscillator
6.11.3.4.1
Introduction
6.11.3.4.2
Overview
6.11.3.4.2.1
Electrical Oscillator
6.11.3.4.2.1.1
Modes of Operation
6.11.3.4.2.1.1.1
Crystal Mode of Operation
6.11.3.4.2.1.1.2
Single-Ended Mode of Operation
6.11.3.4.2.1.2
XTAL Output on XCLKOUT
6.11.3.4.2.2
Quartz Crystal
6.11.3.4.2.3
GPIO Modes of Operation
6.11.3.4.3
Functional Operation
6.11.3.4.3.1
ESR – Effective Series Resistance
6.11.3.4.3.2
Rneg – Negative Resistance
6.11.3.4.3.3
Start-up Time
6.11.3.4.3.3.1
X1/X2 Precondition
6.11.3.4.3.4
DL – Drive Level
6.11.3.4.4
How to Choose a Crystal
6.11.3.4.5
Testing
6.11.3.4.6
Common Problems and Debug Tips
6.11.3.4.7
Crystal Oscillator Specifications
6.11.3.4.7.1
Crystal Oscillator Parameters
6.11.3.4.7.2
Crystal Equivalent Series Resistance (ESR) Requirements
6.11.3.4.7.3
Crystal Oscillator Electrical Characteristics
6.11.3.5
Internal Oscillators
6.11.3.5.1
INTOSC Characteristics
6.11.3.5.2
INTOSC2 with External Precision Resistor – ExtR
6.11.4
Flash Parameters
6.11.4.1
Flash Parameters
6.11.5
Emulation/JTAG
6.11.5.1
JTAG Electrical Data and Timing
6.11.5.1.1
JTAG Timing Requirements
6.11.5.1.2
JTAG Switching Characteristics
6.11.5.1.3
JTAG Timing Diagram
6.11.5.2
cJTAG Electrical Data and Timing
6.11.5.2.1
cJTAG Timing Requirements
6.11.5.2.2
cJTAG Switching Characteristics
6.11.5.2.3
cJTAG Timing Diagram
6.11.6
GPIO Electrical Data and Timing
6.11.6.1
GPIO – Output Timing
6.11.6.1.1
General-Purpose Output Switching Characteristics
6.11.6.1.2
General-Purpose Output Timing Diagram
6.11.6.2
GPIO – Input Timing
6.11.6.2.1
General-Purpose Input Timing Requirements
6.11.6.2.2
Sampling Mode
6.11.6.3
Sampling Window Width for Input Signals
6.11.7
Interrupts
6.11.7.1
External Interrupt (XINT) Electrical Data and Timing
6.11.7.1.1
External Interrupt Timing Requirements
6.11.7.1.2
External Interrupt Switching Characteristics
6.11.7.1.3
External Interrupt Timing
6.11.8
Low-Power Modes
6.11.8.1
Clock-Gating Low-Power Modes
6.11.8.2
Low-Power Mode Wake-up Timing
6.11.8.2.1
IDLE Mode Timing Requirements
6.11.8.2.2
IDLE Mode Switching Characteristics
6.11.8.2.3
IDLE Entry and Exit Timing Diagram
6.11.8.2.4
STANDBY Mode Timing Requirements
6.11.8.2.5
STANDBY Mode Switching Characteristics
6.11.8.2.6
STANDBY Entry and Exit Timing Diagram
6.11.8.2.7
HALT Mode Timing Requirements
6.11.8.2.8
HALT Mode Switching Characteristics
6.11.8.2.9
HALT Entry and Exit Timing Diagram
6.12
Analog Peripherals
6.12.1
Analog Pins and Internal Connections
6.12.2
Analog Signal Descriptions
6.12.3
Analog-to-Digital Converter (ADC)
6.12.3.1
ADC Configurability
6.12.3.1.1
Signal Mode
6.12.3.2
ADC Electrical Data and Timing
6.12.3.2.1
ADC Operating Conditions
6.12.3.2.2
ADC Characteristics
6.12.3.2.3
ADC Input Model
6.12.3.2.4
ADC Timing Diagrams
6.12.4
Temperature Sensor
6.12.4.1
Temperature Sensor Electrical Data and Timing
6.12.4.1.1
Temperature Sensor Characteristics
6.12.5
Comparator Subsystem (CMPSS)
6.12.5.1
CMPSS Module Variants
6.12.5.2
CMPx_DACL
6.12.5.3
CMPSS Connectivity Diagram
6.12.5.4
Block Diagrams
6.12.5.5
CMPSS Electrical Data and Timing
6.12.5.5.1
CMPSS Comparator Electrical Characteristics
6.12.5.5.2
CMPSS_LITE Comparator Electrical Characteristics
CMPSS Comparator Input Referred Offset and Hysteresis
6.12.5.5.3
CMPSS DAC Static Electrical Characteristics
6.12.5.5.4
CMPSS_LITE DAC Static Electrical Characteristics
6.12.5.5.5
CMPSS Illustrative Graphs
6.12.5.5.6
Buffered Output from CMPx_DACL Operating Conditions
6.12.5.5.7
Buffered Output from CMPx_DACL Electrical Characteristics
6.13
Control Peripherals
6.13.1
Enhanced Pulse Width Modulator (ePWM)
6.13.1.1
Control Peripherals Synchronization
6.13.1.2
ePWM Electrical Data and Timing
6.13.1.2.1
ePWM Timing Requirements
6.13.1.2.2
ePWM Switching Characteristics
6.13.1.2.3
Trip-Zone Input Timing
6.13.1.2.3.1
Trip-Zone Input Timing Requirements
6.13.1.2.3.2
PWM Hi-Z Characteristics Timing Diagram
6.13.2
High-Resolution Pulse Width Modulator (HRPWM)
6.13.2.1
HRPWM Electrical Data and Timing
6.13.2.1.1
High-Resolution PWM Characteristics
6.13.3
External ADC Start-of-Conversion Electrical Data and Timing
6.13.3.1
External ADC Start-of-Conversion Switching Characteristics
6.13.3.2
ADCSOCAO or ADCSOCBO Timing Diagram
6.13.4
Enhanced Capture (eCAP)
6.13.4.1
eCAP Block Diagram
6.13.4.2
eCAP Synchronization
6.13.4.3
eCAP Electrical Data and Timing
6.13.4.3.1
eCAP Timing Requirements
6.13.4.3.2
eCAP Switching Characteristics
6.13.5
Enhanced Quadrature Encoder Pulse (eQEP)
6.13.5.1
eQEP Electrical Data and Timing
6.13.5.1.1
eQEP Timing Requirements
6.13.5.1.2
eQEP Switching Characteristics
6.14
Communications Peripherals
6.14.1
Controller Area Network (CAN)
6.14.2
Inter-Integrated Circuit (I2C)
6.14.2.1
I2C Electrical Data and Timing
6.14.2.1.1
I2C Timing Requirements
6.14.2.1.2
I2C Switching Characteristics
6.14.2.1.3
I2C Timing Diagram
6.14.3
Serial Communications Interface (SCI)
6.14.4
Serial Peripheral Interface (SPI)
6.14.4.1
SPI Master Mode Timings
6.14.4.1.1
SPI Master Mode Timing Requirements
6.14.4.1.2
SPI Master Mode Switching Characteristics - Clock Phase 0
6.14.4.1.3
SPI Master Mode Switching Characteristics - Clock Phase 1
6.14.4.1.4
SPI Master Mode Timing Diagrams
6.14.4.2
SPI Slave Mode Timings
6.14.4.2.1
SPI Slave Mode Timing Requirements
6.14.4.2.2
SPI Slave Mode Switching Characteristics
6.14.4.2.3
SPI Slave Mode Timing Diagrams
7
Detailed Description
7.1
Overview
7.2
Functional Block Diagram
7.3
Memory
7.3.1
Memory Map
7.3.1.1
Dedicated RAM (Mx RAM)
7.3.1.2
Local Shared RAM (LSx RAM)
7.3.2
Flash Memory Map
7.3.3
Peripheral Registers Memory Map
7.4
Identification
7.5
C28x Processor
7.5.1
Floating-Point Unit (FPU)
7.5.2
Trigonometric Math Unit (TMU)
7.6
Device Boot Modes
7.6.1
Device Boot Configurations
7.6.1.1
Configuring Boot Mode Pins
7.6.1.2
Configuring Boot Mode Table Options
7.6.2
GPIO Assignments
7.7
Dual Code Security Module
7.8
Watchdog
7.9
C28x Timers
7.10
Dual-Clock Comparator (DCC)
7.10.1
Features
7.10.2
Mapping of DCCx Clock Source Inputs
8
Applications, Implementation, and Layout
8.1
Application and Implementation
8.2
Key Device Features
8.3
Application Information
8.3.1
Typical Applications
8.3.1.1
Air-conditioner Outdoor Unit
8.3.1.1.1
System Block Diagram
8.3.1.1.2
Air Conditioner Outdoor Unit Resources
8.3.1.2
Washer and Dryer
8.3.1.2.1
System Block Diagram
8.3.1.2.2
Washer and Dryer Resources
8.3.1.3
Robotic Lawn Mower
8.3.1.3.1
System Block Diagram
8.3.1.3.2
Robotic Lawn Mower Resources
8.3.1.4
Merchant Telecom Rectifiers
8.3.1.4.1
System Block Diagram
8.3.1.4.2
Merchant Telecom Rectifiers Resources
9
Device and Documentation Support
9.1
Getting Started and Next Steps
9.2
Device Nomenclature
9.3
Markings
9.4
Tools and Software
9.5
Documentation Support
9.6
Support Resources
9.7
Trademarks
9.8
Electrostatic Discharge Caution
9.9
Glossary
10
Mechanical, Packaging, and Orderable Information
1
Features
Real-time processing
120-MHz C28x 32-bit DSP CPU
Equivalent to 240-MHz Arm® Cortex®-M7 based device on real-time signal chain performance (see the
Real-time Benchmarks Showcasing C2000™Control MCU's Optimized Signal Chain
Application Note)
Floating Point Unit (FPU) for more precise mathematical calculations
Trigonometric Math Unit (TMU) speeds up algorithms key to real-time control systems
On-chip memory
256KB (128KW) of single bank flash (ECC-protected)
36KB (18KW) of RAM (ECC/Parity-protected)
Dual-zone security
Secure Boot and JTAG Lock
Clock and system control
Two internal 10-MHz oscillators
External resistor support for improved internal oscillator performance (ExtR)
Crystal oscillator or external clock input
Windowed watchdog timer module
Missing clock detection circuitry
Dual-clock Comparator (DCC)
3.3-V I/O design
Internal VREG generation
Brownout reset (BOR) circuit
System peripherals
38 individually programmable multiplexed General-Purpose Input/Output (GPIO) pins (11 shared with Analog)
10 digital inputs on analog pins
Enhanced Peripheral Interrupt Expansion (ePIE)
Multiple low-power mode (LPM) support
Unique Identification (UID) number
Communications peripherals
Two Inter-integrated Circuit (I2C) interfaces
One Controller Area Network (CAN/DCAN) bus port
One Serial Peripheral Interface (SPI) ports
Three UART-compatible Serial Communication Interface (SCI)
Analog system
Two 4-MSPS, 12-bit Analog-to-Digital Converters (ADCs)
Up to 21 external channels (11 shared with GPIO)
Four integrated Post-Processing Blocks (PPB) per ADC
One windowed comparator (CMPSS) with
12-bit reference Digital-to-Analog Converters (DACs)
Digital glitch filters
COMPDACOUT (11 bit)
Three windowed comparators (CMPSS_LITE) with 9.5-bit effective reference DACs
Digital glitch filters
Enhanced control peripherals
14 ePWM channels with two channels that have high-resolution capability (150-ps resolution)
Integrated dead-band support
Integrated hardware trip zones (TZs)
Two Enhanced Capture (eCAP) modules
One Enhanced Quadrature Encoder Pulse (eQEP) modules with support for CW/CCW operation modes
Embedded Pattern Generator (EPG)
CMAC Keys (128-bits) for SW AES
Package options:
64-pin Low-profile Quad Flatpack (LQFP)
[PM suffix]
48-pin LQFP [PT suffix]
48-pin Very Thin Quad Flatpack No Lead (VQFN) [RGZ suffix]
32-pin VQFN [RHB suffix]
Temperature options:
Ambient (T
A
): –40°C to 125°C