Product details

Sample rate (max) (Msps) 65 Resolution (Bits) 10 Number of input channels 8 Interface type Serial LVDS Analog input BW (MHz) 520 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 616 Architecture Pipeline SNR (dB) 61.7 ENOB (Bits) 9.94 SFDR (dB) 85 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 65 Resolution (Bits) 10 Number of input channels 8 Interface type Serial LVDS Analog input BW (MHz) 520 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 616 Architecture Pipeline SNR (dB) 61.7 ENOB (Bits) 9.94 SFDR (dB) 85 Operating temperature range (°C) -40 to 85 Input buffer No
VQFN (RGC) 64 81 mm² (9 mm × 9 mm)
  • Speed and Resolution Grades:
    • 10-bit, 65MSPS
  • Power Dissipation:
    • 46mW/Channel at 30MSPS
    • 53mW/Channel at 40MSPS
    • 62mW/Channel at 50MSPS
    • 74mW/Channel at 65MSPS
  • 61.7dBFS SNR at 10MHz IF
  • Analog Input Full-Scale Range: 2VPP
  • Low-Frequency Noise Suppression Mode
  • 6dB Overload Recovery in One Clock
  • External and Internal (Trimmed) Reference
  • 3.3V Analog Supply, 1.8V Digital Supply
  • Single-Ended or Differential Clock:
    • Clock Duty Cycle Correction Circuit (DCC)
  • Programmable Digital Gain: 0dB to 12dB
  • Serialized DDR LVDS Output
  • Programmable LVDS Current Drive, Internal Termination
  • Test Patterns for Enabling Output Capture
  • Straight Offset Binary or Two’s Complement Output
  • Package Options:
    • 9mm × 9mm QFN-64
  • Speed and Resolution Grades:
    • 10-bit, 65MSPS
  • Power Dissipation:
    • 46mW/Channel at 30MSPS
    • 53mW/Channel at 40MSPS
    • 62mW/Channel at 50MSPS
    • 74mW/Channel at 65MSPS
  • 61.7dBFS SNR at 10MHz IF
  • Analog Input Full-Scale Range: 2VPP
  • Low-Frequency Noise Suppression Mode
  • 6dB Overload Recovery in One Clock
  • External and Internal (Trimmed) Reference
  • 3.3V Analog Supply, 1.8V Digital Supply
  • Single-Ended or Differential Clock:
    • Clock Duty Cycle Correction Circuit (DCC)
  • Programmable Digital Gain: 0dB to 12dB
  • Serialized DDR LVDS Output
  • Programmable LVDS Current Drive, Internal Termination
  • Test Patterns for Enabling Output Capture
  • Straight Offset Binary or Two’s Complement Output
  • Package Options:
    • 9mm × 9mm QFN-64

The ADS5287 is a high-performance, low-power, octal channel analog-to-digital converter (ADC). Available in a 9mm × 9mm QFN package, with serialized low-voltage differential signaling (LVDS) outputs and a wide variety of programmable features, the ADS5287 is highly customizable for a wide range of applications and offers an unprecedented level of system integration. An application note, XAPP774 (available at www.xilinx.com), describes how to interface the serial LVDS outputs of TI’s ADCs to Xilinx field-programmable gate arrays (FPGAs). The ADS5287 is specified over the industrial temperature range of –40°C to +85°C.

The ADS5287 is a high-performance, low-power, octal channel analog-to-digital converter (ADC). Available in a 9mm × 9mm QFN package, with serialized low-voltage differential signaling (LVDS) outputs and a wide variety of programmable features, the ADS5287 is highly customizable for a wide range of applications and offers an unprecedented level of system integration. An application note, XAPP774 (available at www.xilinx.com), describes how to interface the serial LVDS outputs of TI’s ADCs to Xilinx field-programmable gate arrays (FPGAs). The ADS5287 is specified over the industrial temperature range of –40°C to +85°C.

Download View video with transcript Video

Technical documentation

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

GUI for evaluation module (EVM)

DATACONVERTERPRO-SW — High Speed Data Converter Pro GUI Installer, v5.31

This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter [analog-to-digital converter (ADC) and digital-to-analog converter (DAC)] and analog front-end (AFE) platforms. Designed to support the entire (...)

Supported products & hardware
Support software

HSADC-SPI-UTILITY — ADS5400 EVM GUI

Supported products & hardware
Simulation model

ADS5281/82/87 IBIS Model

SBOC249.ZIP (360 KB) - IBIS model
Supported products & hardware
Calculation tool

ADC-HARMONIC-CALC — ADC Frequency Calculator Download

    The ADC Harmonic Calculation tool is an excel based calculator for determining the location in frequency space of high order harmonics following Nyquist aliasing in an analog to digital converter.

    Given an ADC sample rate and the span of a signal of interest the calcultor will determine if the 2nd (...)

Supported products & hardware
Calculation tool

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

Supported products & hardware
Calculation tool

JITTER-SNR-CALC — Jitter and SNR calculator

JITTER-SNR-CALC can be used for calculating theoretical Signal to Noise (SNR) performance of ADCs based on input frequency and clock jitter.

Supported products & hardware
Design tool

SBAC119 — TIGAR (Texas Instruments Graphical Evaluation of ADC Response Tool)

Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
VQFN (RGC) 64 Ultra Librarian

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos