CD4078B CMOS 8-Input NOR/OR Gate | TI.com

CD4078B (ACTIVE) CMOS 8-Input NOR/OR Gate

CMOS 8-Input NOR/OR Gate - CD4078B
Datasheet
 

Description

CD4078B NOR/OR Gate provides the system designer with direct implementation of the positive-logic 8-input NOR and OR functions and supplements the existing family of CMOS gates.

The CD4078B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shink small-outline packages (PW and PWR suffixes).

Features

  • Medium-Speed Operation:
    tPHL, tPLH = 75 ns (typ.) at VDD = 10 V
  • Buffered inputs and output
  • 5-V, 10-V, and 15-V parametric ratings
  • Standardized symmetrical output characteristics
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 µA at 28 V over full package-temperature range:
    100 nA at 18 V and 25°C
  • Noise margin (over full package-temperature range):
    • 1 V at VDD = 5 V
    • 2 V at VDD = 10 V
    • 2.5 V at VDD = 15 V
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Parametrics

Compare all products in Combination gate Email Download to Excel
Part number Order Technology Family VCC (Min) (V) VCC (Max) (V) Channels (#) Inputs per channel IOL (Max) (mA) Input type IOH (Max) (mA) Output type Features Data rate (Max) (Mbps) Rating Operating temperature range (C) Package size: mm2:W x L (PKG) Package Group
CD4078B Order now CD4000     3     18     1     8     6.8     Standard CMOS     -6.8     Push-Pull     Standard Speed (tpd > 50ns)     8     Catalog     -55 to 125     See datasheet (PDIP)
14SO: 80 mm2: 7.8 x 10.2 (SO | 14)
14SOIC: 52 mm2: 6 x 8.65 (SOIC | 14)
14TSSOP: 32 mm2: 6.4 x 5 (TSSOP | 14)    
PDIP | 14
SOIC | 14
SO | 14
TSSOP | 14