SN74CBTLV3257-EP

ACTIVE

Product details

Protocols Analog, I2C, I2S, JTAG, RGMII, SPI, TDM, UART Configuration 2:1 SPDT Number of channels 4 Bandwidth (MHz) 200 Ron (typ) (mΩ) 5000 Input/output voltage (max) (V) 3.6 Operating temperature range (°C) -55 to 125 Crosstalk (dB) No ESD CDM (kV) 0.2 Input/output continuous current (max) (mA) 128 COFF (typ) (pF) 5.5 OFF-state leakage current (max) (µA) 15 Ron (max) (mΩ) 40000 VIH (min) (V) 2 VIL (max) (V) 0.8 Rating HiRel Enhanced Product
Protocols Analog, I2C, I2S, JTAG, RGMII, SPI, TDM, UART Configuration 2:1 SPDT Number of channels 4 Bandwidth (MHz) 200 Ron (typ) (mΩ) 5000 Input/output voltage (max) (V) 3.6 Operating temperature range (°C) -55 to 125 Crosstalk (dB) No ESD CDM (kV) 0.2 Input/output continuous current (max) (mA) 128 COFF (typ) (pF) 5.5 OFF-state leakage current (max) (µA) 15 Ron (max) (mΩ) 40000 VIH (min) (V) 2 VIL (max) (V) 0.8 Rating HiRel Enhanced Product
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm)
  • Controlled baseline
    • One assembly site
    • One test site
    • One fabrication site
  • Extended temperature performance of –55°C to 125°C
  • Enhanced diminishing manufacturing sources (DMS) support
  • Enhanced product-change notification
  • Qualification pedigree (1)
  • 5-Ω switch connection between two ports
  • Rail-to-rail switching on data I/O ports
  • Ioff supports partial-power-down mode operation
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 2000-V human-body model (A114-A)
    • 200-V machine model (A115-A)

(1)Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

  • Controlled baseline
    • One assembly site
    • One test site
    • One fabrication site
  • Extended temperature performance of –55°C to 125°C
  • Enhanced diminishing manufacturing sources (DMS) support
  • Enhanced product-change notification
  • Qualification pedigree (1)
  • 5-Ω switch connection between two ports
  • Rail-to-rail switching on data I/O ports
  • Ioff supports partial-power-down mode operation
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 2000-V human-body model (A114-A)
    • 200-V machine model (A115-A)

(1)Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

The SN74CBTLV3257 is a 4-bit 1-of-2 high-speed FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The select (S) input controls the data flow. The FET multiplexers/demultiplexers are disabled when the output-enable (OE) input is high.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current does not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV3257 is a 4-bit 1-of-2 high-speed FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The select (S) input controls the data flow. The FET multiplexers/demultiplexers are disabled when the output-enable (OE) input is high.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current does not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 4
Top documentation Type Title Format options Date
* Data sheet SN74CBTLV3257-EP Low-Voltage 4-Bit 1-of-2 FET Multiplexer/Demultiplexer datasheet (Rev. A) PDF | HTML May 6, 2019
* VID SN74CBTLV3257-EP VID V6208615 Jun 21, 2016
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML Jun 2, 2022
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML Dec 1, 2021

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Package Pins CAD symbols, footprints & 3D models
TSSOP (PW) 16 Ultra Librarian

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos