Top

Product details

Parameters

Technology Family GTL Applications SDIO, MDIO, SMBus, PMBus Bits (#) 12 IOH (Max) (mA) -16 IOL (Max) (mA) 16 open-in-new Find other GTL, TTL, BTL & ECL transceivers & translators

Package | Pins | Size

TSSOP (PW) 28 62 mm² 9.7 x 6.4 open-in-new Find other GTL, TTL, BTL & ECL transceivers & translators

Features

  • Operates as a GTL-/GTL/GTL+ to LVTTL or LVTTL to GTL-/GTL/GTL+ Translator
  • Series Termination on TTL Outputs of 30
  • Latch-Up Testing Done to JEDEC Standard JESD 78
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model (A114-B, Class II)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

All trademarks are the property of their respective owners.

open-in-new Find other GTL, TTL, BTL & ECL transceivers & translators

Description

The SN74GTL2007 is a 12-bit translator to interface between the 3.3-V LVTTL chip set I/O and the Xeon. processor GTL-/GTL/GTL+ I/O. The device is designed for platform health management in dual-processor applications.

open-in-new Find other GTL, TTL, BTL & ECL transceivers & translators
Download

Technical documentation

= Featured
No results found. Please clear your search and try again. View all 14
Type Title Date
* Datasheet SN74GTL2007 datasheet Mar. 23, 2005
Selection guides Voltage translation buying guide Jun. 13, 2019
Selection guides Logic Guide (Rev. AB) Jun. 12, 2017
Application notes Implications of Slow or Floating CMOS Inputs (Rev. D) Jun. 23, 2016
Application notes Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) Dec. 02, 2015
User guides LOGIC Pocket Data Book (Rev. B) Jan. 16, 2007
Application notes Semiconductor Packing Material Electrostatic Discharge (ESD) Protection Jul. 08, 2004
More literature Logic Cross-Reference (Rev. A) Oct. 07, 2003
Application notes TI IBIS File Creation, Validation, and Distribution Processes Aug. 29, 2002
Application notes Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices May 10, 2002
User guides GTLP/GTL Logic High-Performance Backplane Drivers Data Book (Rev. A) Sep. 15, 2001
Selection guides Advanced Bus Interface Logic Selection Guide Jan. 09, 2001
Application notes GTL/BTL: A Low-Swing Solution for High-Speed Digital Logic (Rev. A) Mar. 01, 1997
Application notes Understanding Advanced Bus-Interface Products Design Guide May 01, 1996

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

CAD/CAE symbols

Package Pins Download
TSSOP (PW) 28 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos