Home Logic & voltage translation Flip-flops, latches & registers Shift registers
Home
Logic & voltage translation
Flip-flops, latches & registers
Shift registers

SN74LVC166A

ACTIVE

1.1V to 3.6V 8-bit parallel-load shift registers

Order now
Data sheet

SN74LVC166A

ACTIVE
Data sheet Order now

Product details

Technology family LVC Input type CMOS Output type Push-Pull IOL (max) (mA) 24 IOH (max) (mA) -24 Features Over-voltage tolerant inputs, Partial power down (Ioff) Operating temperature range (°C) -40 to 125 Rating Catalog
Technology family LVC Input type CMOS Output type Push-Pull IOL (max) (mA) 24 IOH (max) (mA) -24 Features Over-voltage tolerant inputs, Partial power down (Ioff) Operating temperature range (°C) -40 to 125 Rating Catalog
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm) WQFN (BQB) 16 8.75 mm² (3.5 mm × 2.5 mm) SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm)
  • Operating range from 1.1V to 3.6V
  • Over-voltage tolerant inputs support up to 5.5V independent of VCC
  • Supports partial-power-down with back drive protection (Ioff)

  • High push-pull output drive strength:

    • ±24mA at 3.3V
    • ±8mA at 2.3V
    • ±4mA at 1.65V
  • Maximum propagation delay of 11.2ns at 3.3V supply
  • Latch-up performance exceeds 100mAper JESD78
  • Operating range from 1.1V to 3.6V
  • Over-voltage tolerant inputs support up to 5.5V independent of VCC
  • Supports partial-power-down with back drive protection (Ioff)

  • High push-pull output drive strength:

    • ±24mA at 3.3V
    • ±8mA at 2.3V
    • ±4mA at 1.65V
  • Maximum propagation delay of 11.2ns at 3.3V supply
  • Latch-up performance exceeds 100mAper JESD78

The SN74LVC166A contains one 8-bit parallel-load shift register. Data is loaded synchronously using the shift or load (SH/LD) select and clock (CLK) inputs. The device includes a serial (SER) input to allow for daisy chaining and an asynchronous clear (CLR) input.

The SN74LVC166A contains one 8-bit parallel-load shift register. Data is loaded synchronously using the shift or load (SH/LD) select and clock (CLK) inputs. The device includes a serial (SER) input to allow for daisy chaining and an asynchronous clear (CLR) input.
filter Find other Shift registers
Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet SN74LVC166A 8-Bit Parallel-Load Shift Registers with Clear datasheet PDF | HTML May 30, 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Evaluation board

14-24-NL-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin non-leaded packages

14-24-NL-LOGIC-EVM is a flexible evaluation module (EVM) designed to support any logic or translation device that has a 14-pin to 24-pin BQA, BQB, RGY, RSV, RJW or RHL package.

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Package Pins CAD symbols, footprints & 3D models
TSSOP (PW) 16 Ultra Librarian
WQFN (BQB) 16 Ultra Librarian
SOIC (D) 16 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos