SN74LVC1G386

ACTIVE

Single 3-input, 1.65-V to 5.5-V XOR (exclusive OR) gate

Order now

Data sheet

document-pdfAcrobat SN74LVC1G386 datasheet (Rev. E)

SN74LVC1G386

ACTIVE

Data sheet

Order now

Product details

Technology family

LVC

Number of channels

1

Inputs per channel

3

IOL (max) (mA)

32

Input type

Standard CMOS

IOH (max) (mA)

-32

Output type

Push-Pull

Features

High speed (tpd 10-50ns)

Data rate (max) (Mbps)

100

Rating

Catalog

Operating temperature range (°C)

-40 to 125

Technology family

LVC

Number of channels

1

Inputs per channel

3

IOL (max) (mA)

32

Input type

Standard CMOS

IOH (max) (mA)

-32

Output type

Push-Pull

Features

High speed (tpd 10-50ns)

Data rate (max) (Mbps)

100

Rating

Catalog

Operating temperature range (°C)

-40 to 125

USON (DRY)

6

1.45 mm² (1.45 mm × 1 mm)

SOT-SC70 (DCK)

6

4.2 mm² (2 mm × 2.1 mm)

X2SON (DSF)

6

1 mm² (1 mm × 1 mm)

SOT-23 (DBV)

6

8.12 mm² (2.9 mm × 2.8 mm)

DSBGA (YZP)

6

2.1875 mm² (— mm × — mm)

Available in the Texas Instruments
NanoStar and NanoFree
Packages
Supports 5-V V_CC Operation
Inputs Accept Voltages to 5.5 V
Supports Down Translation to V_CC
I_off Supports Live Insertion, Partial-Power-Down Mode, Back-Drive Protection
Latch-Up Performance Exceeds 100 mA
Per JESD 78, Class II
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

Available in the Texas Instruments
NanoStar and NanoFree
Packages
Supports 5-V V_CC Operation
Inputs Accept Voltages to 5.5 V
Supports Down Translation to V_CC
I_off Supports Live Insertion, Partial-Power-Down Mode, Back-Drive Protection
Latch-Up Performance Exceeds 100 mA
Per JESD 78, Class II
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

The SN74LVC1G386 device performs the Boolean function Y = A × B × C in positive logic.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74LVC1G386 device performs the Boolean function Y = A × B × C in positive logic.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

filter

Find other XOR (exclusive OR) gates

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.

View all 1

Top documentation	Type	Title	Format options	Date
*	Data sheet	SN74LVC1G386 datasheet (Rev. E)		Dec 24, 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic evaluation module for 5-pin to 8-pin DCK, DCT, DCU, DRL and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.

User guide: PDF

Supported products & hardware

In stock

Limit:

Log in to order

lock

Log in to view inventory

??asset.out-of-stock-ti_en_US??

Not available

Evaluation board

5-8-NL-LOGIC-EVM — Generic logic and translation EVM supporting 5 to 8 pin DPW, DQE, DRY, DSF, DTM, DTQ and DTT pkgs

Generic EVM designed to support any logic or translation device that has a DTT, DRY, DPW, DTM, DQE, DQM, DSF, or DTQ package. Board design allows for flexible evaluation.

User guide: PDF | HTML