Home Logic & voltage translation Logic gates OR gates
Home
Logic & voltage translation
Logic gates
OR gates

SN74LVC32A

ACTIVE

Four-channel, two-input, 1.65V to 3.6V 24mA drive strength OR gate

Order now
Data sheet

SN74LVC32A

ACTIVE
Data sheet Order now

Product details

Technology family LVC Number of channels 4 Inputs per channel 2 IOL (max) (mA) 24 IOH (max) (mA) -24 Input type Standard CMOS Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LVC Number of channels 4 Inputs per channel 2 IOL (max) (mA) 24 IOH (max) (mA) -24 Input type Standard CMOS Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 125
TSSOP (PW) 14 32 mm² (5 mm × 6.4 mm) SOIC (D) 14 51.9 mm² (8.65 mm × 6 mm) SSOP (DB) 14 48.36 mm² (6.2 mm × 7.8 mm) SOP (NS) 14 79.56 mm² (10.2 mm × 7.8 mm) WQFN (BQA) 14 7.5 mm² (3 mm × 2.5 mm) VQFN (RGY) 14 12.25 mm² (3.5 mm × 3.5 mm)
  • Operate from 1.65V to 3.6V
  • Specified from –40°C to +85°C, –40°C to +125°C, and –55°C to +125°C
  • Inputs accept voltages to 5.5V
  • Max tpd of 3.8ns at 3.3V
  • Typical VOLP (output ground bounce) < 0.8V at VCC = 3.3V, TA = 25°C
  • Typical VOHV (output VOH undershoot) > 2V at VCC = 3.3V, TA = 25°C
  • Latch-up performance exceeds 250mA per JESD 17
  • On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
  • ESD protection exceeds JESD 22
    • 2000V human-body model
    • 1000V charged-device model
  • Operate from 1.65V to 3.6V
  • Specified from –40°C to +85°C, –40°C to +125°C, and –55°C to +125°C
  • Inputs accept voltages to 5.5V
  • Max tpd of 3.8ns at 3.3V
  • Typical VOLP (output ground bounce) < 0.8V at VCC = 3.3V, TA = 25°C
  • Typical VOHV (output VOH undershoot) > 2V at VCC = 3.3V, TA = 25°C
  • Latch-up performance exceeds 250mA per JESD 17
  • On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
  • ESD protection exceeds JESD 22
    • 2000V human-body model
    • 1000V charged-device model

The SN54LVC32A quadruple 2-input positive-OR gate is designed for 2.7V to 3.6V VCC operation, and the SN74LVC32A quadruple 2-input positive-OR gate is designed for 1.65V to 3.6V VCC operation.

The SNx4LVC32A devices perform the Boolean function Y = A + B or Y = /A • /B in positive logic.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.

The SN54LVC32A quadruple 2-input positive-OR gate is designed for 2.7V to 3.6V VCC operation, and the SN74LVC32A quadruple 2-input positive-OR gate is designed for 1.65V to 3.6V VCC operation.

The SNx4LVC32A devices perform the Boolean function Y = A + B or Y = /A • /B in positive logic.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.
filter Find other OR gates
Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet SNx4LVC32A Quadruple 2-Input Positive-OR Gates datasheet (Rev. U) PDF | HTML Jul 29, 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Evaluation board

14-24-NL-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin non-leaded packages

14-24-NL-LOGIC-EVM is a flexible evaluation module (EVM) designed to support any logic or translation device that has a 14-pin to 24-pin BQA, BQB, RGY, RSV, RJW or RHL package.

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

SN74LVC32A Behavioral SPICE Model

SCAM101.ZIP (7 KB) - PSpice model
Supported products & hardware
Simulation model

SN74LVC32A IBIS Model (Rev. B)

SCEM055A (188 KB) - IBIS model
Supported products & hardware
Reference design

TIDA-01487 — Isolated CAN Flexible Data (FD) Rate Repeater Reference Design

CAN and CANopen are legacy Fieldbus protocols used in many applications in factory automation. Whenever high voltage can damage the end equipment, there is need for isolation. This isolated CAN flexible data (FD) rate repeater reference design adds electrical isolation between two CAN (...)
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
TSSOP (PW) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian
SSOP (DB) 14 Ultra Librarian
SOP (NS) 14 Ultra Librarian
WQFN (BQA) 14 Ultra Librarian
VQFN (RGY) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos