SN74LVCH162244A

ACTIVE

16-ch, 1.65-V to 3.6-V buffers with bus-hold and 3-state outputs

Order now

Data sheet

document-pdfAcrobat SN74LVCH162244A 16-Bit Buffer/Driver with 3-State Outputs datasheet (Rev. L) PDF | HTML

SN74LVCH162244A

ACTIVE

Data sheet

Order now

Product details

Technology family

LVC

Number of channels

IOL (max) (mA)

Supply current (max) (µA)

IOH (max) (mA)

-12

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Bus-hold, Damping resistors, Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

Technology family

LVC

Number of channels

IOL (max) (mA)

Supply current (max) (µA)

IOH (max) (mA)

-12

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Bus-hold, Damping resistors, Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

TSSOP (DGG)

101.25 mm² (12.5 mm × 8.1 mm)

TVSOP (DGV)

62.08 mm² (9.7 mm × 6.4 mm)

SSOP (DL)

164.358 mm² (15.88 mm × 10.35 mm)

Member of the Texas Instruments
Widebus™ Family
Operates From 1.65 V to 3.6 V
Inputs Accept Voltages to 5.5 V
Max t_pd of 4.4 ns at 3.3 V
Output Ports Have Equivalent 26-Ω Series
Resistors, so No External Resistors are Required
Typical V_OLP (Output Ground Bounce)
<0.8 V at V_CC = 3.3 V, T_A = 25°C
Typical V_OHV (Output V_OH Undershoot)
>2 V at V_CC = 3.3 V, T_A = 25°C
I_off Supports Live Insertion, Partial-Power-Down Mode,
and Back-Drive Protection
Supports Mixed-Mode Signal Operation on All Ports
(5-V Input/Output Voltage With 3.3-V V_CC)
Bus Hold on Data Inputs Eliminates the Need for
External Pullup or Pulldown Resistors
Latch-Up Performance Exceeds 250 mA Per JESD 17
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

Member of the Texas Instruments
Widebus™ Family
Operates From 1.65 V to 3.6 V
Inputs Accept Voltages to 5.5 V
Max t_pd of 4.4 ns at 3.3 V
Output Ports Have Equivalent 26-Ω Series
Resistors, so No External Resistors are Required
Typical V_OLP (Output Ground Bounce)
<0.8 V at V_CC = 3.3 V, T_A = 25°C
Typical V_OHV (Output V_OH Undershoot)
>2 V at V_CC = 3.3 V, T_A = 25°C
I_off Supports Live Insertion, Partial-Power-Down Mode,
and Back-Drive Protection
Supports Mixed-Mode Signal Operation on All Ports
(5-V Input/Output Voltage With 3.3-V V_CC)
Bus Hold on Data Inputs Eliminates the Need for
External Pullup or Pulldown Resistors
Latch-Up Performance Exceeds 250 mA Per JESD 17
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V_CC operation.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.

The SN74LVCH162244A device is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V_CC operation.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.

The SN74LVCH162244A device is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

filter

Find other Noninverting buffers & drivers

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.

View all 3

Top documentation	Type	Title	Format options	Date
*	Data sheet	SN74LVCH162244A 16-Bit Buffer/Driver with 3-State Outputs datasheet (Rev. L)	PDF \| HTML	May 2, 2014
	Application note	An Overview of Bus-Hold Circuit and the Applications (Rev. B)		Sep 17, 2018
	Application note	Simultaneous-Switching Performance of TI Logic Devices (Rev. B)		Feb 23, 2005