A newer version of this product is available

open-in-new Compare alternates
Same functionality with different pin-out to the compared device.
DAC43508 ACTIVE Octal, 8-bit, buffered-voltage-output DAC with SPI Lower power, smaller 3mm × 3mm QFN package

Product details

Resolution (Bits) 8 Number of DAC channels 8 Interface type SPI Output type Buffered Voltage Output voltage range (V) 0 to 5 INL (max) (±LSB) 1 Settling time (µs) 1 Reference type Ext, Int Architecture String Rating Catalog Sample/update rate (Msps) 0.283 Power consumption (typ) (mW) 18 Operating temperature range (°C) -40 to 85 Product type General-purpose DAC
Resolution (Bits) 8 Number of DAC channels 8 Interface type SPI Output type Buffered Voltage Output voltage range (V) 0 to 5 INL (max) (±LSB) 1 Settling time (µs) 1 Reference type Ext, Int Architecture String Rating Catalog Sample/update rate (Msps) 0.283 Power consumption (typ) (mW) 18 Operating temperature range (°C) -40 to 85 Product type General-purpose DAC
TSSOP (PW) 20 41.6 mm² (6.5 mm × 6.4 mm) SOIC (DW) 20 131.84 mm² (12.8 mm × 10.3 mm)
  • Eight Voltage Output DACs in One Package
    • TLV5630 . . .12-Bit
    • TLV5631 . . .10-Bit
    • TLV5632 . . .8-Bit
    • 1 µs in Fast Mode
    • 3 µs in Slow Mode
  • Programmable Settling Time vs Power
    Consumption
    • 1 µs in Fast Mode
    • 3 µs in Slow Mode
    • 18 mW in Slow Mode at 3 V
    • 48 mW in Fast Mode at 3 V
  • Compatible With TMS320 and SPI Serial Ports
  • Monotonic Over Temperature
  • Low Power Consumption:
    • 18 mW in Slow Mode at 3 V
    • 48 mW in Fast Mode at 3 V
  • Power-Down Mode
  • Internal Reference
  • Data Output for Daisy-Chaining
  • APPLICATIONS
    • Digital Servo Control Loops
    • Digital Offset and Gain Adjustment
    • Industrial Process Control
    • Machine and Motion Control Devices
    • Mass Storage Devices
  • Eight Voltage Output DACs in One Package
    • TLV5630 . . .12-Bit
    • TLV5631 . . .10-Bit
    • TLV5632 . . .8-Bit
    • 1 µs in Fast Mode
    • 3 µs in Slow Mode
  • Programmable Settling Time vs Power
    Consumption
    • 1 µs in Fast Mode
    • 3 µs in Slow Mode
    • 18 mW in Slow Mode at 3 V
    • 48 mW in Fast Mode at 3 V
  • Compatible With TMS320 and SPI Serial Ports
  • Monotonic Over Temperature
  • Low Power Consumption:
    • 18 mW in Slow Mode at 3 V
    • 48 mW in Fast Mode at 3 V
  • Power-Down Mode
  • Internal Reference
  • Data Output for Daisy-Chaining
  • APPLICATIONS
    • Digital Servo Control Loops
    • Digital Offset and Gain Adjustment
    • Industrial Process Control
    • Machine and Motion Control Devices
    • Mass Storage Devices

The TLV5630, TLV5631, and TLV5632 are pin-compatible, eight-channel, 12-/10-/8-bit voltage output DACs each with a flexible serial interface. The serial interface allows glueless interface to TMS320 and SPI, QSPI, and Microwire serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

Additional features are a power-down mode, an LDAC input for simultaneous update of all eight DAC outputs, and a data output which can be used to cascade multiple devices, and an internal programmable band-gap reference.

The resistor string output voltage is buffered by a rail-to-rail output amplifier with a programmable settling time to allow the designer to optimize speed vs power dissipation. The buffered, high-impedance reference input can be connected to the supply voltage.

Implemented with a CMOS process, the DACs are designed for single-supply operation from 2.7 V to 5.5 V, and can operate on two separate analog and digital power supplies. The devices are available in 20-pin SOIC and TSSOP packages.

The TLV5630, TLV5631, and TLV5632 are pin-compatible, eight-channel, 12-/10-/8-bit voltage output DACs each with a flexible serial interface. The serial interface allows glueless interface to TMS320 and SPI, QSPI, and Microwire serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

Additional features are a power-down mode, an LDAC input for simultaneous update of all eight DAC outputs, and a data output which can be used to cascade multiple devices, and an internal programmable band-gap reference.

The resistor string output voltage is buffered by a rail-to-rail output amplifier with a programmable settling time to allow the designer to optimize speed vs power dissipation. The buffered, high-impedance reference input can be connected to the supply voltage.

Implemented with a CMOS process, the DACs are designed for single-supply operation from 2.7 V to 5.5 V, and can operate on two separate analog and digital power supplies. The devices are available in 20-pin SOIC and TSSOP packages.

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet 8-Channel, 12-/10-/8-Bit, 2.7-V to 5.5-V, Low Power DAC with Power Down datasheet (Rev. F) Nov 14, 2008

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tool

ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.

The ADC-TO-VREF-SELECT tool enables the pairing of TI analog-to-digital converters (ADCs) and series voltage references. Users can select an ADC device and the desired reference voltage, and the tool will list up to two voltage reference recommendations.
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
TSSOP (PW) 20 Ultra Librarian
SOIC (DW) 20 Ultra Librarian

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos