TPS70175-Q1

ACTIVE

Automotive 500-mA, dual-channel low-dropout voltage regulator with power good & enable

A newer version of this product is available

open-in-new Compare alternates
Similar functionality to the compared device
TPS7A88-Q1 ACTIVE Automotive 1-A, low-noise, high-accuracy, dual-channel adjustable low-dropout voltage regulator Alternative dual LDO with ultra-low-noise performance in a 4x4 WQFN package

Product details

Output options Dual output, Fixed Output Iout (max) (A) 0.5 Vin (max) (V) 6 Vin (min) (V) 2.7 Vout (max) (V) 5 Vout (min) (V) 5 Fixed output options (V) 2.5, 5 Noise (µVrms) 65 Iq (typ) (mA) 0.19 Thermal resistance θJA (°C/W) 74 Rating Automotive Load capacitance (min) (µF) 10 Regulated outputs (#) 2 Features Enable, Output discharge, Power good, Sequencing and monitoring Accuracy (%) 2 PSRR at 100 KHz (dB) 20 Dropout voltage (Vdo) (typ) (mV) 170 Operating temperature range (°C) -40 to 125
Output options Dual output, Fixed Output Iout (max) (A) 0.5 Vin (max) (V) 6 Vin (min) (V) 2.7 Vout (max) (V) 5 Vout (min) (V) 5 Fixed output options (V) 2.5, 5 Noise (µVrms) 65 Iq (typ) (mA) 0.19 Thermal resistance θJA (°C/W) 74 Rating Automotive Load capacitance (min) (µF) 10 Regulated outputs (#) 2 Features Enable, Output discharge, Power good, Sequencing and monitoring Accuracy (%) 2 PSRR at 100 KHz (dB) 20 Dropout voltage (Vdo) (typ) (mV) 170 Operating temperature range (°C) -40 to 125
HTSSOP (PWP) 20 41.6 mm² 6.5 x 6.4
  • Qualified for Automotive Applications
  • Dual Output Voltages for Split-Supply Applications
  • Selectable Power-Up Sequencing for DSP Applications
  • Output Current Range of 500 mA on Regulator 1
    and 250 mA on Regulator 2
  • Fast Transient Response
  • Voltage Options: 5 V/2.5 V
  • Open Drain Power-On Reset With 30-ms Delay
  • Open Drain Power Good for Regulator 1
  • Ultra Low 190-µA (Typ) Quiescent Current
  • 1-µA Input Current During Standby
  • Low Noise = 65 µVRMS Without a Bypass Capacitor
  • Quick Output Capacitor Discharge Feature
  • Two Manual Reset Inputs
  • 2% Accuracy Over Load and Temperature
  • Undervoltage Lockout (UVLO) Feature
  • 20-Pin PowerPAD™ TSSOP Package
  • Thermal Shutdown Protection

PowerPAD, TMS320 are trademarks of Texas Instruments.

  • Qualified for Automotive Applications
  • Dual Output Voltages for Split-Supply Applications
  • Selectable Power-Up Sequencing for DSP Applications
  • Output Current Range of 500 mA on Regulator 1
    and 250 mA on Regulator 2
  • Fast Transient Response
  • Voltage Options: 5 V/2.5 V
  • Open Drain Power-On Reset With 30-ms Delay
  • Open Drain Power Good for Regulator 1
  • Ultra Low 190-µA (Typ) Quiescent Current
  • 1-µA Input Current During Standby
  • Low Noise = 65 µVRMS Without a Bypass Capacitor
  • Quick Output Capacitor Discharge Feature
  • Two Manual Reset Inputs
  • 2% Accuracy Over Load and Temperature
  • Undervoltage Lockout (UVLO) Feature
  • 20-Pin PowerPAD™ TSSOP Package
  • Thermal Shutdown Protection

PowerPAD, TMS320 are trademarks of Texas Instruments.

The TPS70175 is designed to provide a complete power management solution for the TMS320 DSP family, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes the TPS70175 ideal for any TMS320 DSP applications with power sequencing requirements. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit, manual reset inputs, and an enable function, provide a complete system solution.

The TPS70175 voltage regulator offers low dropout voltage and dual outputs with power-up sequence control, which is designed primarily for DSP applications. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10-µF low ESR capacitors.

This device has a fixed 5 V/2.5 V voltage option. Regulator 1 can support up to 500 mA and regulator 2 can support up to 250 mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 280 µA over the full range of output current). This LDO family also features a sleep mode; applying a high signal to EN (enable) shuts down both regulators, reducing the input current to 1 µA at TJ = 25°C.

The device is enabled when the EN pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the VSENSE1 and VSENSE2 pins, respectively.

The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open, VOUT2 turns on first and VOUT1 remains off until VOUT2 reaches approximately 83% of its regulated output voltage. At that time VOUT1 is turned on. If VOUT2 is pulled below 83% (for example, an overload condition), VOUT1 is turned off. Pulling the SEQ terminal low reverses the power-up order and VOUT1 is turned on first. The SEQ pin is connected to an internal pullup current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage conditions at VOUT1, which can be used to implement an SVS for the circuitry supplied by regulator 1.

The TPS70175 features a RESET (SVS, POR, or Power-On Reset). RESET output initiates a reset in DSP systems and related digital applications in the event of an undervoltage condition. RESET indicates the status of VOUT2 and both manual reset pins (MR1 and MR2). When VOUT2 reaches 95% of its regulated voltage and MR1 and MR2 are in the logic high state, RESET goes to a high impedance state after a 30-ms delay. RESET goes to the logic low state when the VOUT2 regulated output voltage is pulled below 95% (for example, an overload condition) of its regulated voltage. To monitor VOUT1, the PG1 output pin can be connected to MR1 or MR2.

The device has an undervoltage lockout (UVLO) circuit which prevents the internal regulators from turning on until VIN1 reaches 2.5 V.

The TPS70175 is designed to provide a complete power management solution for the TMS320 DSP family, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes the TPS70175 ideal for any TMS320 DSP applications with power sequencing requirements. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit, manual reset inputs, and an enable function, provide a complete system solution.

The TPS70175 voltage regulator offers low dropout voltage and dual outputs with power-up sequence control, which is designed primarily for DSP applications. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10-µF low ESR capacitors.

This device has a fixed 5 V/2.5 V voltage option. Regulator 1 can support up to 500 mA and regulator 2 can support up to 250 mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 280 µA over the full range of output current). This LDO family also features a sleep mode; applying a high signal to EN (enable) shuts down both regulators, reducing the input current to 1 µA at TJ = 25°C.

The device is enabled when the EN pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the VSENSE1 and VSENSE2 pins, respectively.

The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open, VOUT2 turns on first and VOUT1 remains off until VOUT2 reaches approximately 83% of its regulated output voltage. At that time VOUT1 is turned on. If VOUT2 is pulled below 83% (for example, an overload condition), VOUT1 is turned off. Pulling the SEQ terminal low reverses the power-up order and VOUT1 is turned on first. The SEQ pin is connected to an internal pullup current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage conditions at VOUT1, which can be used to implement an SVS for the circuitry supplied by regulator 1.

The TPS70175 features a RESET (SVS, POR, or Power-On Reset). RESET output initiates a reset in DSP systems and related digital applications in the event of an undervoltage condition. RESET indicates the status of VOUT2 and both manual reset pins (MR1 and MR2). When VOUT2 reaches 95% of its regulated voltage and MR1 and MR2 are in the logic high state, RESET goes to a high impedance state after a 30-ms delay. RESET goes to the logic low state when the VOUT2 regulated output voltage is pulled below 95% (for example, an overload condition) of its regulated voltage. To monitor VOUT1, the PG1 output pin can be connected to MR1 or MR2.

The device has an undervoltage lockout (UVLO) circuit which prevents the internal regulators from turning on until VIN1 reaches 2.5 V.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet Dual-Output Low-Dropout Voltage Regulators W/Power-Up Sequencing For DSP datasheet (Rev. B) 07 Sep 2010
Application note LDO Noise Demystified (Rev. B) PDF | HTML 18 Aug 2020
Application note Using Thermal Calculation Tools for Analog Components (Rev. A) 30 Aug 2019
Application note LDO PSRR Measurement Simplified (Rev. A) PDF | HTML 09 Aug 2017

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Package Pins Download
HTSSOP (PWP) 20 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos