The SN74LVC138A devices are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders minimize the effects of system decoding. When employed with high-speed memories using a fast enable circuit, delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.
| Top documentation | Type | Title | Format options | Date |
|---|---|---|---|---|
| * | Data sheet | SN74LVC138A 3-Line to 8-Line Decoders Demultiplexers datasheet (Rev. W) | PDF | HTML | Nov 11, 2016 |
| * | SMD | SN54LVC138A-SP SMD 5962-97526 | Jul 8, 2016 | |
| Selection guide | TI Space Products (Rev. L) | Mar 27, 2026 | ||
| Application brief | DLA Approved Optimizations for QML Products (Rev. C) | PDF | HTML | Jun 17, 2025 | |
| Application note | Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. B) | PDF | HTML | Jun 10, 2025 | |
| More literature | TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. B) | Feb 20, 2025 | ||
| Application note | Single-Event Effects Confidence Interval Calculations (Rev. A) | PDF | HTML | Oct 19, 2022 |
For additional terms or required resources, click any title below to view the detail page where available.
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| CFP (W) | 16 | Ultra Librarian |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.