封裝資訊
封裝 | 引腳 TSSOP (PW) | 28 |
作業溫度範圍 (°C) -40 to 85 |
包裝數量 | 運送包裝 2,000 | LARGE T&R |
SN74GTL2006 的特色
- Operates as GTL-/GTL/GTL+ to LVTTL or LVTTL to GTL-/GTL/GTL+ Translator
- Series Termination on TTL Outputs of 30
- Latch-Up Testing to JEDEC Standard JESD 78 Exceeds 500 mA
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model (A114-B, Class II)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
All trademarks are the property of their respective owners.
SN74GTL2006 的說明
The SN74GTL2006 is a 13-bit translator to interface between the 3.3-V LVTTL chipset I/O and the Xeon processor GTL-/GTL/GTL+ I/O. The device is designed for platform health management in dual-processor applications.