SN74GTL2006
- Operates as GTL-/GTL/GTL+ to LVTTL or LVTTL to GTL-/GTL/GTL+ Translator
- Series Termination on TTL Outputs of 30

- Latch-Up Testing to JEDEC Standard JESD 78 Exceeds 500 mA
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model (A114-B, Class II)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
All trademarks are the property of their respective owners.
The SN74GTL2006 is a 13-bit translator to interface between the 3.3-V LVTTL chipset I/O and the Xeon processor GTL-/GTL/GTL+ I/O. The device is designed for platform health management in dual-processor applications.
技術文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SN74GTL2006 datasheet | 2004/12/17 |