封裝資訊
| 封裝 | 引腳 WQFN (RHR) | 28 |
| 作業溫度範圍 (°C) 0 to 70 |
| 包裝數量 | 運送包裝 3,000 | LARGE T&R |
SN75DPHY440SS 的特色
- MIPI DPHY 1.1 Specification compliant
- Enables low-cost cable solutions
- Supports up to 4 lanes at 1.5 Gbps
- CSI-2/DSI Clock rates
from 100 MHz To 750 MHz
- CSI-2/DSI Clock rates
- Sub mW Power in shutdown state
- MIPI DSI Bi-directional LP mode supported
- Supports for both ULPS and LP power states
- Adjustable output voltage swing
- Selectable TX Pre-emphasis levels
- Adjustable Rx EQ to compensate for ISI loss
- Configurable edge rate control
- Dynamic data and clock skew compensation
- 3-kV ESD HBM protection
- Industrial temperature range: –40°C to 85°C (SN65DPHY440SS)
- Commercial temperature range: 0°C to 70°C (SN75DPHY440SS)
- Available in single 1.8-Vlpply
SN75DPHY440SS 的說明
The DPHY440 is a one to four lane and clock MIPI DPHY re-timer that regenerates the DPHY signaling. The device complies with MIPI DPHY 1.1 standard and can be used in either a MIPI CSI-2 or MIPI DSI application at datarates of up to 1.5 Gbps.
The device compensates for PCB, connector, and cable related frequency loss and switching related loss to provide the optimum electrical performance from a CSI2/DSI source to sink. The DPHY440’s DPHY inputs feature configurable equalizers.
The output pins automatically compensate for uneven skew between clock and data lanes received on its inputs ports. The DPHY440 output voltage swing and edge rate can be adjusted by changing the state of the VSADJ_CFG0 pin and ERC pin respectively.
The DPHY440 is optimized for mobile applications, and contains activity detection circuitry on the DPHY Link interface that can transition into a lower power mode when in ULPS and LP states.
The SN65DPHY440SS is characterized for an industrial temperature range from -40ºC to 85ºC while SN75DPHY440SS is characterized for commercial temperature range from 0ºC to 70ºC.