SN75DPHY440SS
- MIPI DPHY 1.1 specification compliant
- Enables low-cost cable solutions
- Supports up to 4 lanes at 1.5Gbps
- CSI-2/DSI clock rates from 100MHz to 750MHz
- Sub mW Power in shutdown state
- MIPI DSI bidirectional LP mode supported
- Supports for both ULPS and LP power states
- Adjustable output voltage swing
- Selectable TX pre-emphasis levels
- Adjustable RX EQ to compensate for ISI loss
- Configurable edge rate control
- Dynamic data and clock skew compensation
- ESD HBM protection: 3kV
- Industrial temperature range: –40°C to 85°C (SN65DPHY440SS)
- Commercial temperature range: 0°C to 70°C (SN75DPHY440SS)
- Available in single 1.8V supply
The DPHY440 is a 1-lane to 4-lane and clock MIPI DPHY retimer that regenerates the DPHY signaling. The device complies with MIPI DPHY 1.1 standard and can be used in either a MIPI CSI-2 or MIPI DSI application at datarates of up to 1.5Gbps.
The device compensates for PCB, connector, and cable related frequency loss and switching related loss to provide the optimum electrical performance from a CSI-2/DSI source to sink. The DPHY440 DPHY inputs feature configurable equalizers.
The output pins automatically compensate for uneven skew between clock and data lanes received on the inputs ports of the device. The DPHY440 output voltage swing and edge rate can be adjusted by changing the state of the VSADJ_CFG0 pin and ERC pin, respectively.
The DPHY440 is optimized for mobile applications, and contains activity detection circuitry on the DPHY Link interface that can transition into a lower power mode when in ULPS and LP states.
The SN65DPHY440SS is characterized for an industrial temperature range from –40°C to 85°C while SN75DPHY440SS is characterized for commercial temperature range from 0°C to 70°C.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | SNx5DPHY440SS MIPI® CSI-2/DSI DPHY Retimer datasheet (Rev. D) | 2024年 10月 28日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
DPHY440SSRHREVM — 具有 SAMTEC 連接器的 DPHY440SSRHR DPHY 重定時器評估模組
The DPHY440SSRHREVM is designed to evaluate SN65DPHY440SSRHR device. The EVM has two SAMTEC connectors which provide a means to route DSI or CSI-2 data and clock into and out of the DPHY440.
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| WQFN (RHR) | 28 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。