High Efficiency, Power Density 4-Phase 1V/120A PMBus Interface Reference Design for ASIC Processors


Design files


The PMP11312 reference design is a 4-phase PMBus converter for high current ASIC core rail regulation. It utilizes TPS53647 4-phase controller for 120A high current rail, which employs  DCAP+ control for fast transient response and TI's proprietary AutoBalance for tight steady and dynamic phase-to-phase current balance.  TPS53647 drives TI NexFET smart power stages for high power density and efficiency. Optimized layout and improved board stack-up (8-layer, 2oz-copper) achieve higher efficiency and higher power density. PMBus capability and on-board NVM enable easy design, configuration, and customization, with telemetry of output voltage, current, temperature, and power.

  • Compact modular layout in 0.95"x2.3" (24.1mmx58.4mm)
  • High efficiency 91.7% at 1V/120A, 300kHz, 12Vin
  • Excellent thermal performance (53C FET temperature at full load with 200LFM air flow)
  • Combined ripple and transient response around +/-1.7%
  • Full PMBus telemetry of output voltage, current, power and temperature
Output voltage options PMP11312.1
Vin (Min) (V) 7
Vin (Max) (V) 13.2
Vout (Nom) (V) 1
Iout (Max) (A) 120
Output Power (W) 120
Isolated/Non-Isolated Non-Isolated
Input Type DC
Topology Buck- Multiphase^Buck- Synchronous
?? View video with transcript Video

A fully assembled board has been developed for testing and performance validation only, and is not available for sale.

Design files & products

Design files

Download ready-to-use system files to speed your design process.

TIDUAV4.PDF (1429 K)

Test results for the reference design, including efficiency graphs, test prerequisites and more

TIDRI39.PDF (235 K)

Detailed schematic diagram for design layout and components

TIDRI40.PDF (116 K)

Complete listing of design components, reference designators, and manufacturers/part numbers

TIDCB73.ZIP (240 K)

Design file that contains information on physical board layer of design PCB

TIDRI41.PDF (893 K)

PCB layer plot file used for generating PCB design layout


Includes TI products in the design and potential alternatives.

Buck controllers (external switch)

TPS536474-Phase, D-CAP+TM Step-Down Buck Controller with NVM and PMBus Interface for ASIC

Data sheet: PDF | HTML
Power stages

CSD95372BQ5M60A Synchronous Buck NexFET™ Smart Power Stage

Data sheet: PDF | HTML

Technical documentation

= Top documentation selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Test report PMP11312 Test Results Oct. 07, 2015

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​