The SN65MLVD2 and SN65MLVD3 are single-channel M-LVDS receivers. These devices are designed in full compliance with the TIA/EIA-899 (M-LVDS) standard, which are optimized to operate at signaling rates up to250 Mbps. Each receiver channel is controlled by a receive enable (/RE). When /RE = low, the corresponding channel is enabled; when /RE = high, the corresponding channel is disabled.
The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers (SN65MLVD2) have thresholds centered about zero with 25 mV of hysteresis to prevent output oscillations withloss of input; Type-2 receivers (SN65MLVD3) implement a failsafe by using an offset threshold. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges.
The devices are characterized for operation from -40°C to 85°C.
† The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).
| Typ | Titel | Neueste englische Version herunterladen | Datum | ||
|---|---|---|---|---|---|
| * | EVM User's guide | Mulitpoint-Low Voltage Differential Sgnaling (M-LVDS) EVM | 29.06.2007 | ||
| Zertifikat | SN65MLVD2-3EVM EU Declaration of Conformity (DoC) | 02.01.2019 |
Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.
Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support.