TPS7H1101SPEVM

The TPS7H1101-SP is a Ultra Low Dropout (LDO) linear regulator that uses a PMOS pass element configuration. The techniques employed allow for very low dropout. With an improved circuitry the TPS7H1101 operates under wide range of input voltage, from 1.5 V to 7 V which enables 6-V IN to 5-V OUT or 1.5-V IN to 1.2-V OUT voltage conversions for typical applications, while offering excellent PSRR.

The TPS7H1101 is ideally suited for high reliability applications. It features a very precise and programmable fold back current limit implementation with a very wide adjustment range.

To support complex requirements of FPGAs or DSPs, the TPS7H1101 provides programmable SoftStart and PowerGood output for easy power sequencing.

TPS7H1101 is available in a 16-pin ceramic flatpack package (HKR). An Application schematic is highlighted in Figure 1 below.

TPS7H1101SP uses TI’s proprietary process to achieve low noise, high PSRR combined with high thermal performance in a 16-pin ceramic flatpack package (HKR).

A number of features are incorporated in the design to provide high reliability and system flexibility. Current foldback, overload and thermal protection are incorporated in the design to make it viable for harsh environments.

TPS7H1101SPEVM also incorporates current limit protection, as well as current foldback. A resistor connected from Programmable Current limit (PCL) pin to ground sets the current limit activation point. When current limit set point is reached, it results in LDO going in current foldback mode. Output current is reduced to approximately 50% of the current limit set point.

A resistor connected from the CS (current sense) pin to VIN indicates voltage proportional to the output current, this feature can be used by the system to get voltage proportional to LDO output current.

When Current sense (CS) pin is held high, foldback current limit is enabled. Shorting CS pin low will disable the foldback current limit.

TPS7H1101 incorporates thermal protection which disables the output when the junction temperature rises approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled. Depending on the power dissipation, thermal resistance and ambient temperature, the thermal protection may cycle on and off. Cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

In order to provide system flexibility for demanding current needs, the LDO can be configured in parallel operation. This configuration will provide higher reliability (MTBF) for system needs due to reduced stress on the components, as the load current will be shared between the two LDOs. Alternately, it can also provide twice the output current to meet system needs.

An enable feature is incorporated in the design allowing one to enable or disable the LDO. If enabling / disabling the TPS7H1101SPEVM using enable pin, Vin voltage must be greater than 3.5V.

TPS7H1101SPEVM can also be disabled via SS pin. Pulling soft start (SS) pin low shall disable the EVM. Power Good, an open drain connection, indicates the status of the output voltage. These provide the customers system flexibility in monitoring and controlling the LDO operation.

Note: This EVM contains Pb, a necessary component for QML parts

Funciones

Reguladores lineales y de baja salida (LDO)