CDCLVP2102EVM
CDCLVP2102 評估模組
CDCLVP2102EVM
概覽
The CDCLVP2102 is a high-performance, low additive phase noise clock buffer. It has two universal input buffers that support either single-ended or differential clock inputs, and each input feeds a bank of two LVPECL outputs. The device also features on-chip bias generators that can provide the LVPECL common-mode voltage to the device inputs. This evaluation module (EVM) is designed to demonstrate the electrical performance of the CDCLVP2102. This fully assembled and factory-tested evaluation board allows complete validation of the CDCLVP2102 device functionalities. For optimum performance, the board is equipped with 50-W SMA connectors and well-controlled, 50-W impedance microstrip transmission lines.
特點
- Easy-to-use evaluation board to fan out low phase noise clocks
- Easy device setup
- Fast configuration
- Control pins configurable through jumpers
- Board powered at +2.5-/+3.3-V
- Single-ended or differential input clocks
- CDCLVP2102 supports four LVPECL outputs; CDCLVP2102EVM supports two LVPECL outputs
時鐘緩衝器
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 2
| 類型 | 標題 | 下載最新的英文版本 | 日期 | |||
|---|---|---|---|---|---|---|
| 證書 | CDCLVP2102EVM EU Declaration of Conformity (DoC) | 2019/1/2 | ||||
| 使用指南 | CDCLVP2102 User's Guide | 2009/7/9 |