TI 並未針對此硬體提供持續直接設計支援。如需在進行設計時獲得支援，請聯絡 Dallas Logic Corporation。
DEV-ADC34J22
概覽
The DEV-ADC34J22 is a four-channel, 50MSPS ADC Module designed to integrate with Altera’s HSMC standard. The DEV-ADC34J22 features TI’s new JESD204B compliant ADC34J22 Analog Digital Converter (ADC), with clocking conditioning using TI’s LMK04828 jitter cleaner. It provides single-ended DC coupled inputs on two of the four channels through TI’s THS4541 850MHz BW fully differential amplifier.
The module offers six front panel SMA connectors: 1 EXT trigger, 1 EXT clock and 4 Analog Input Channels, and an on board 10MHz TCXO for stand -alone clock generation, with a 100MHz VCXO used in conjunction with the LMK04828B for reference clock jitter cleaning. The ADC34J22 and the LMK04828B are completely configurable via Altera’s Cyclone V SOC FPGA with embedded ARM Cortex A9 processors. The DEV-ADC34J22 supports a wide range of applications and offers two RF (AC coupled) channels and two Analog (DC coupled) channels.
特點
Board Features
- Texas Instruments ADC34J22 Analog to Digital Converter
- 4 channel, 12bit, 50 MSPS, JESD204B compliant ADC module
- Two RF AC coupled input channels
- Two Analog DC coupled input channels
- External clock input
- External trigger input
- On board TI LMK04828B Dual Loop
- Clock Jitter Cleaner Reference oscillator - 10MHz. TCXO
- 1st Loop VCO - 100MHz. VCXO
- HSMC connector for interfacing with Altera FPGA development boards
- Supports up to four JESD204B lanes
- JESD204B Sub-class 0 & 1 compatible
- SPI control interfaces for both the ADC34J22 and LMK04828B devices
- Reference design available for Arrow’s SOCkit development board
- VHDL design files including MTI’s JESD core instantiation
- Module is configured at power-up by the SOC’s ARM processor
AC Coupled RF Front End Features
- Transformer coupled single ended to differential conversion
- Available on Channels 1 & 2
- RF Front End Specifications: Input range +/- 1.0V (2V p-p)
- 0.5 - 200 MHz input bandwidth
Two Analog DC Coupled Input Channels
- Single Ended to Differential Amplifier with G=2 V/V Available on Channels 3 & 4
- Analog Front End Specifications:
- Input range +/- 0.5 V i.e. 1 Vp-p
- DC - 15 MHz input bandwidth
全差分放大器
訂購並開始開發
開發板
DEV-ADC34J22 — DEV-ADC34J22 4-channel 50MSPS ADC Evaluation Module
支援產品和硬體
DEV-ADC34J22 — DEV-ADC34J22 4-channel 50MSPS ADC Evaluation Module
支援與培訓
影片系列
觀看所有影片影片
免責聲明
以上特定資訊和資源 (包括非 TI 網站的連結) 可能由第三方合作夥伴提供，且將其納入此處僅供方便使用。TI 不是該等資訊和資源之內容的提供者，亦不為該等資訊和資源之內容負責，且您應代表您自己針對您的預期使用，對其進行審慎評估。在此處納入該等資訊和資源並不暗示 TI 對任何第三方公司的背書，且不應解讀為對任何第三方產品或服務之適用性的保證或聲明，無論是獨立或結合任何 TI 產品或服務皆然。